Vishay Siliconix DG413LDQ-E3
- Part No.:
- DG413LDQ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG413LDQ-E3.pdf
- Description:
- IC SW SPST-NO/NCX4 17OHM 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,517
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG413LDQ-E3 from Vishay Siliconix is a precision monolithic quad SPST analog switch with two normally open (NO) and two normally closed (NC) channels, designed for low-voltage signal routing in precision data acquisition and audio/video systems. It operates on 2.7–12 V single supply or ±3–±6 V dual supply, delivers 17 Ω RDS(on), 19 ns tON, 12 ns tOFF, and supports break-before-make switching.
For engineers reviewing the DG413LDQ-E3 datasheet, DG413LDQ-E3 pinout, DG413LDQ-E3 application, or DG413LDQ-E3 equivalent, key selection considerations include its dual NO/NC configuration, 0.25 nA leakage at 25 °C, 2000 V ESD protection, TTL/CMOS compatibility, and TSSOP-16 package suitability for space-constrained PCB layouts.
Technical Context
The DG413LDQ-E3 implements BiCMOS wafer fabrication to enable simultaneous high-speed switching and low on-resistance across wide supply ranges. Its internal architecture enforces break-before-make timing (tD = 6 ns) between complementary NO/NC pairs, preventing signal shorting during state transitions.
It features independent logic-level translation via VL pin (supports 3–5 V logic), rail-to-rail analog signal handling (0–12 V single supply, ±5 V dual supply), and flat RDS(on) variation (<5 Ω delta over full analog range), ensuring minimal gain error in precision instrumentation paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDS(on) | 17 Ω typical at V+ = 12 V - enables <0.1% gain error in 50 Ω systems with ≤10 mA load |
| tON/tOFF | 19 ns / 12 ns - supports >25 MHz digital control rates and preserves fast analog edge integrity |
| Analog Range | 0 to 12 V (single) or ±5 V (dual) - accommodates full-scale sensor outputs and line-level audio signals |
| Leakage Current | 0.25 nA max at 25 °C - critical for high-impedance multiplexing in µV-level measurement front-ends |
| Charge Injection | 5 pC - limits voltage glitch to <500 µV on 10 nF sampling capacitors in ADC input stages |
| Off-Isolation | 71 dB at 1 MHz - suppresses crosstalk between adjacent channels in multi-signal routing applications |
| ESD Rating | 2000 V HBM - provides robustness against handling-induced transients without external protection |
Pinout & Package
Package: 16-pin TSSOP (JEDEC MS-012, 5.0 mm × 4.4 mm × 1.2 mm height), RoHS-compliant, lead-free (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 | Digital control inputs | Accept TTL/CMOS logic; IN1/IN2 control SW1/SW4 (NO), IN3/IN4 control SW2/SW3 (NC) |
| S1–S4 | Switch source terminals | Common analog inputs for each channel; tied to system ground reference in most configurations |
| D1–D4 | Switch drain terminals | Output nodes; routed to ADC input, amplifier stage, or signal path based on switch state |
| V+ | Positive analog supply | Bias for internal analog switches; must be ≥ VANALOG max and ≤13 V |
| V- | Negative analog supply | Required for dual-supply operation; sets lower analog rail (e.g., –5 V) |
| GND | Analog ground reference | Return path for analog signals and substrate bias; separate from digital ground if noise-sensitive |
| VL | Logic supply input | Defines logic threshold (0.8 V low / 2.4 V high); may be tied to V+ or external 3.3/5 V rail |
Key Features
| Feature | Design Value |
|---|---|
| Dual NO/NC configuration | Enables fail-safe signal routing: one path active while its complement is guaranteed open (e.g., backup sensor selection) |
| Break-before-make timing | 6 ns minimum delay prevents momentary shorting between S/D pairs during transition - essential for power domain isolation |
| Rail-to-rail analog switching | Supports full 0–12 V or ±5 V signal swing without clipping - preserves dynamic range in precision DAC/ADC interfaces |
| Low charge injection (5 pC) | Minimizes sampling capacitor voltage disturbance - maintains <1 LSB error in 16-bit SAR ADC front-ends |
| 2000 V HBM ESD protection | Eliminates need for external TVS diodes in board-level ESD zones - reduces BOM count and layout area |
Applications
| Audio Signal Routing | Precision Data Acquisition |
|---|---|
Use Scenario: Switching between microphone preamp outputs and ADC inputs in multi-channel audio interface. IC Role / Device Role / Timing Role: Quad SPST switch providing isolated analog paths with NO/NC redundancy for mute/failover functions. Use Value: 71 dB off-isolation prevents audible crosstalk between channels; 19 ns tON ensures glitch-free sample-and-hold timing alignment. | Use Scenario: Multiplexing thermocouple, RTD, and strain gauge sensors into a shared 24-bit sigma-delta ADC. IC Role / Device Role / Timing Role: Low-leakage (0.25 nA) analog switch enabling high-impedance sensor interfacing without offset drift. Use Value: 17 Ω RDS(on) and flat resistance profile minimize gain nonlinearity; 5 pC charge injection avoids settling errors in precision integrator stages. |
| Communication System Front-End | Battery-Powered Instrumentation |
Use Scenario: Selecting between RF receive paths (e.g., diversity antennas) and baseband filter banks in DSLAM line cards. IC Role / Device Role / Timing Role: High-speed analog switch routing IF signals with minimal insertion loss (–3 dB at 280 MHz). Use Value: 2000 V ESD rating withstands field-replaceable module hot-plug events; 12 ns tOFF supports rapid channel hopping protocols. | Use Scenario: Enabling/disabling sensor signal chains in portable multimeters and handheld analyzers. IC Role / Device Role / Timing Role: Ultra-low quiescent current switch (I+ < 1 µA) minimizing standby power in battery-operated devices. Use Value: 2.7 V minimum supply allows direct Li-ion (3.0–4.2 V) or two-AA (3.0 V) operation; TSSOP-16 footprint saves PCB area vs. SOIC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Quad SPST, 35 Ω RDS(on), 30 ns tON, no NC/NO pairing | Lacks break-before-make; higher on-resistance increases gain error in precision gain stages | Choose when cost sensitivity outweighs speed/precision requirements and NO/NC pairing is unnecessary |
| ADG1412BRUZ | Quad SPST, 1.8 Ω RDS(on), 125 ns tON, 30 V supply capable | Slower switching limits use in >10 MHz sampling; higher voltage rating adds overdesign for 12 V systems | Prefer when ultra-low on-resistance is mandatory and timing budget permits longer tON |
Compared with MAX4617ESE+ and ADG1412BRUZ, the DG413LDQ-E3 uniquely balances sub-20 ns speed, 17 Ω on-resistance, and integrated NO/NC topology - making it optimal for compact, battery-powered test equipment requiring both signal integrity and fault-tolerant routing.
Availability
DG413LDQ-E3 is available at Aetrix Electronics and suitable for precision data acquisition, audio/video signal routing, and battery-powered instrumentation requiring stable component supply and long-term manufacturing continuity.
Supply support for DG413LDQ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with core expertise in power management, sensing, and signal conditioning technologies.
The DG413L family was engineered for high-fidelity analog signal switching in test and measurement, communications, and portable instrumentation - emphasizing low distortion, rail-to-rail operation, and robust ESD tolerance.
FAQ
What is the maximum analog signal voltage range supported by the DG413LDQ-E3?
The DG413LDQ-E3 supports 0 to 12 V with single supply (V+ = 12 V, V− = 0 V) and ±5 V with dual supply (V+ = +5 V, V− = −5 V). Absolute maximum ratings allow V+ to V− up to 13 V, but analog signal must remain within the specified range to avoid clamping or distortion. Operation outside these ranges risks damage or degraded performance in the DG413LDQ-E3.
Does the DG413LDQ-E3 require separate logic and analog supplies?
No - the DG413LDQ-E3 uses a dedicated VL pin to decouple logic thresholds from analog rails. VL may be tied to V+, GND, or an independent 3.3 V/5 V source. This allows clean TTL/CMOS interfacing even when V+ is 12 V or ±5 V, eliminating level-shifter circuitry and simplifying system design around the DG413LDQ-E3.
How does the break-before-make function work in the DG413LDQ-E3?
The DG413LDQ-E3 guarantees a minimum 6 ns delay (tD) between turn-off of one switch and turn-on of its paired complementary switch (e.g., SW1 OFF before SW2 ON). This prevents momentary short-circuits in applications like power domain selection or redundant signal paths. The timing is inherent to the DG413LDQ-E3's internal BiCMOS architecture and requires no external timing components.
Can the DG413LDQ-E3 operate from a 3 V supply?
Yes - the DG413LDQ-E3 is fully specified down to 2.7 V single supply. At V+ = 3 V, RDS(on) is 65–115 Ω (typ/max), tON is 50–150 ns, and leakage remains ≤10 nA. This makes the DG413LDQ-E3 suitable for direct integration with 3 V microcontrollers and low-power sensors without level translation.
What is the thermal derating behavior of the DG413LDQ-E3 in TSSOP package?
In the 16-pin TSSOP package, the DG413LDQ-E3 has a power dissipation limit of 450 mW at 25 °C, derating linearly by 7 mW/°C above 75 °C. At 100 °C ambient, maximum allowable power drops to 275 mW. This derating ensures safe junction temperature operation and long-term reliability of the DG413LDQ-E3 under sustained load conditions.
DG413LDQ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 17Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 19ns, 12ns
- -3db Bandwidth:
- 280MHz
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 6pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -95dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG413LDQ-E3 FAQ
1.How can I place an order for DG413LDQ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG413LDQ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG413LDQ-E3 reliable?
The price and inventory of DG413LDQ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG413LDQ-E3 is usually 5 days.
3.What payment methods are accepted for DG413LDQ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG413LDQ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG413LDQ-E3?
DG413LDQ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG413LDQ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG413LDQ-E3?
For technical support, including DG413LDQ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG413LDQ-E3 requirements.
6.How does Aetrix verify that DG413LDQ-E3 is sourced from the original manufacturer or authorized distributors?
All DG413LDQ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG413LDQ-E3 meets industry standards.
7.What is the process for return or replacement of DG413LDQ-E3?
All DG413LDQ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG413LDQ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG413LDQ-E3 part is unused and in its original packaging.
Return procedure for DG413LDQ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG413LDQ-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

