Analog Devices Inc./Maxim Integrated DG423DN
- Part No.:
- DG423DN
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
DG423DN.pdf
- Description:
- IC SWITCH SPST-NOX2 45OHM 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,586
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG423DN from Maxim Integrated is a dual, single-pole/double-throw (SPDT) CMOS analog switch with latchable TTL/CMOS-compatible control inputs, fabricated in a 44V silicon-gate process. It features 20Ω typical on-resistance, 3Ω maximum on-resistance matching between channels, 15pC maximum charge injection, and rail-to-rail signal handling from ±4.5V to ±20V supplies. It is used in precision analog routing for test equipment and battery-powered communication systems.
For engineers reviewing the DG423DN datasheet, DG423DN pinout, DG423DN application, or DG423DN equivalent, this page delivers verified electrical parameters, latch timing behavior, break-before-make interval, off-isolation rejection ratio, and package-specific thermal and layout constraints - all confirmed for the 20-pin PLCC variant operating from –40°C to +85°C.
Technical Context
The DG423DN implements two independent SPDT switches with separate write (WR) and reset (RS) latches, enabling microprocessor-controlled analog path selection without continuous bus hold. Its logic interface accepts VL = +5V referenced to GND while supporting bipolar supply operation (±4.5V to ±20V) or single +10V to +30V operation.
Each switch exhibits matched rDS(ON) ≤ 3Ω (bipolar), flat on-resistance (≤ 4Ω over full signal range), and guaranteed <5nA off-leakage at +85°C. Break-before-make timing is 10ns minimum (tD), ensuring no signal shorting during state transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| rDS(ON) typ | 20Ω - Enables low insertion loss and minimal signal distortion in audio and precision instrumentation paths. |
| ∆rDS(ON) max | 3Ω - Ensures channel-to-channel gain matching critical in differential or multiplexed sampling circuits. |
| Charge injection | 15pC max - Limits voltage glitch at sample-hold capacitor nodes, preserving DC accuracy in data acquisition. |
| tON / tOFF | 175ns / 145ns - Supports high-speed switching in modem and PBX line-card signal routing. |
| Off leakage @ +85°C | <5nA - Maintains signal integrity in high-impedance sensor interfaces and battery-backed analog memory cells. |
| Supply range | ±4.5V to ±20V or +10V to +30V - Allows direct integration into legacy industrial power rails without level-shifting. |
| OIRR | 12dB @ 1MHz - Provides baseline isolation between adjacent switched paths in multi-channel test fixtures. |
Pinout & Package
Package: 20-pin Plastic Leaded Chip Carrier (PLCC), 0.453" square, JEDEC MS-018, lead-free option not available for DG423DN (RoHS/lead-free = No per Maxim documentation).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | S1, S2, S3, S4 | Source terminals - Four analog input/output nodes; S1/S2 pair controlled by IN1/WR/RS; S3/S4 by IN2/WR/RS. |
| 5, 6, 7, 8 | D1, D2, D3, D4 | Drain terminals - Four switched outputs; D1/D2 connect to S1/S2 respectively in SPDT configuration. |
| 9 | WR | Write select - Latches current logic state of IN1/IN2 into internal flip-flops on rising edge. |
| 10 | RS | Reset select - Forces all switches to OFF state (IN = 0) when asserted high, independent of WR. |
| 11, 12 | IN1, IN2 | Control inputs - TTL/CMOS-compatible; logic high ≥2.4V enables switch closure for corresponding pole. |
| 13 | V− | Negative supply - Must be ≤ V+ − 44V; sets lower bound of rail-to-rail analog signal range. |
| 14 | GND | Analog/digital ground reference - Shared return for V−, VL, and logic inputs; requires low-impedance layout. |
| 15 | VL | Logic supply - Fixed +5V required for TTL compatibility; decoupling capacitor mandatory near pin. |
| 16 | V+ | Positive supply - Sets upper bound of analog signal range; must be ≥ |V−| + 0.1V for stable operation. |
| 17–20 | N.C. | No internal connection - Electrically isolated; may be grounded or left floating per PCB layout needs. |
Key Features
| Feature | Design Value |
|---|---|
| Latchable digital interface | Eliminates need for continuous µP bus drive; WR/RS enable deterministic, noise-immune state capture in noisy industrial environments. |
| Rail-to-rail analog range | Switches signals from V− to V+ without clipping - supports full dynamic range of ±15V op-amp stages and DAC outputs. |
| Guaranteed rDS(ON) match | ≤3Ω max between channels - ensures consistent gain and phase response across multiplexed sensor inputs or balanced audio paths. |
| Low charge injection | 15pC max - reduces settling error in 12-bit+ sample-and-hold circuits using ≥10nF hold capacitors. |
| Bipolar/single-supply flexibility | Operates identically across ±4.5V–±20V or +10V–+30V - simplifies BOM consolidation across AC-coupled and DC-coupled system variants. |
Applications
| Test Equipment Multiplexing | Modem Signal Routing |
|---|---|
Use Scenario: High-density automated test equipment routes multiple DUT signals to shared measurement resources (DMM, scope, signal generator). IC Role / Device Role / Timing Role: DG423DN acts as a latched SPDT crosspoint switch, selecting between calibration references and device-under-test outputs under µP control. Use Value: 3Ω rDS(ON) matching ensures consistent channel gain; 15pC charge injection prevents offset drift during rapid reconfiguration cycles. |
Use Scenario: Fax/modem line cards dynamically route analog voiceband signals between codec, hybrid, and line interface ICs. IC Role / Device Role / Timing Role: DG423DN provides break-before-make switching for echo cancellation path selection and line polarity reversal. Use Value: 10ns minimum tD guarantees no momentary short between transmit/receive paths; 175ns tON supports V.34 handshake timing. |
| Battery-Powered Data Loggers | Military Radio Front-Ends |
Use Scenario: Portable environmental monitors condition and multiplex thermocouple, RTD, and pH sensor outputs before ADC conversion. IC Role / Device Role / Timing Role: DG423DN serves as low-power analog multiplexer with latched control, minimizing µP I/O pin usage and active time. Use Value: 35µW max power consumption extends battery life; <5nA off-leakage preserves accuracy in high-Z sensor bridges. |
Use Scenario: Tactical radios require robust analog switching for antenna diversity, filter bank selection, and T/R path isolation. IC Role / Device Role / Timing Role: DG423DN handles RF front-end signal routing up to 1MHz, leveraging its 2000V ESD rating and wide temperature range. Use Value: –40°C to +85°C rating matches MIL-STD-810H environmental profiles; rail-to-rail capability supports unbuffered IF stage switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4623ESE+ | 20-pin SOIC, 4.5Ω rDS(ON) max, no latch, 100ns tON, +2.7V to +12V only | Requires external latch logic; limited to low-voltage systems; unsuitable for ±15V signal routing | Select only if replacing DG423DN in new low-voltage designs where latch functionality is implemented externally. |
| ADG423BRUZ | 16-pin TSSOP, 24Ω rDS(ON) typ, latchless, 100ns tON, ±5V to ±20V, 15pC charge injection | No WR/RS control; relies on continuous logic drive; smaller footprint but no break-before-make guarantee | Choose when board space is constrained and µP can maintain stable control signals; verify tD requirements separately. |
Compared with MAX4623ESE+ and ADG423BRUZ, the DG423DN uniquely combines latch control, bipolar supply support up to ±20V, guaranteed break-before-make timing, and 3Ω rDS(ON) matching - making it irreplaceable in legacy industrial and military systems requiring deterministic, high-voltage analog switching.
Availability
DG423DN is available at Aetrix Electronics and suitable for test equipment multiplexing, modem signal routing, battery-powered data loggers, military radio front-ends, and PBX line-card designs requiring stable component supply across extended temperature ranges.
Supply support for DG423DN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DG423DN belongs to Maxim's DG42x family of latch-equipped CMOS analog switches, engineered specifically for µP-controlled signal routing in high-reliability, wide-supply-range systems where deterministic switching and channel matching are critical.
FAQ
What is the operating temperature range for the DG423DN?
The DG423DN is rated for –40°C to +85°C ambient operation, as specified in Maxim's ordering information table. This range applies to the 20-pin PLCC package variant and is validated across all electrical parameters including rDS(ON), leakage, and switching times. The device maintains <5nA off-leakage at +85°C and meets timing specs down to –40°C, making it suitable for industrial and automotive under-hood applications where thermal stability is essential. DG423DN performance remains within datasheet limits across this full range without derating.
Does the DG423DN require a separate logic supply voltage?
Yes, the DG423DN requires VL = +5V applied to Pin 15 for TTL-compatible logic operation. This supply is independent of V+ and V− and must be decoupled with a 0.1µF ceramic capacitor placed close to Pin 15. If VL is tied to V+, the device operates with CMOS-level thresholds instead of TTL, increasing VINH to ≥70% of V+. For guaranteed 2.4V logic-high recognition and interoperability with standard µPs, VL must be regulated at +5V. The DG423DN draws ≤5µA from VL under static conditions.
How does the latch function work on the DG423DN?
The DG423DN uses asynchronous WR (Pin 9) and RS (Pin 10) inputs to control internal D-type latches. A rising edge on WR captures the current states of IN1 and IN2, holding them until the next WR pulse. RS, when high, forces both switches OFF regardless of WR or IN states - acting as a hardware reset. This latch architecture eliminates bus contention and allows the µP to release control lines immediately after issuing a command, reducing EMI and software overhead. The DG423DN truth table confirms transparent operation when RS = 0 and WR = 1.
Can the DG423DN operate from a single +12V supply?
Yes, the DG423DN supports single-supply operation from +10V to +30V. With V+ = +12V and V− = 0V (GND), the analog signal range extends from 0V to +12V. However, note that on-resistance flatness (≤4Ω) and channel matching (≤3Ω) are guaranteed only under bipolar-supply conditions per Note 4 in the datasheet. Single-supply use is valid for general-purpose switching, but precision applications requiring tight rDS(ON) consistency should use ±4.5V to ±20V supplies. VL must still be +5V regardless of supply configuration.
What is the maximum allowable voltage difference between V+ and V− for the DG423DN?
The absolute maximum voltage difference between V+ and V− is +44V, as stated in the Absolute Maximum Ratings table. Exceeding this risks permanent damage due to junction breakdown. In practice, the DG423DN is characterized and guaranteed for operation up to ±20V (i.e., 40V total), and all electrical specifications - including rDS(ON), leakage, and switching speed - are validated within that range. For long-term reliability, maintain V+ − V− ≤ 40V and observe proper power sequencing: V+ first, then VL, then V−, then logic inputs.
DG423DN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm (Max)
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 250ns, 200ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (8.97x8.97)
DG423DN FAQ
1.How can I place an order for DG423DN through Aetrix?
Please submit a Request for Quotation (RFQ) for DG423DN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG423DN reliable?
The price and inventory of DG423DN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG423DN is usually 5 days.
3.What payment methods are accepted for DG423DN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG423DN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG423DN?
DG423DN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG423DN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG423DN?
For technical support, including DG423DN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG423DN requirements.
6.How does Aetrix verify that DG423DN is sourced from the original manufacturer or authorized distributors?
All DG423DN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG423DN meets industry standards.
7.What is the process for return or replacement of DG423DN?
All DG423DN units undergo pre-shipment inspection (PSI). If there is an issue with DG423DN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG423DN part is unused and in its original packaging.
Return procedure for DG423DN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG423DN Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

