Analog Devices Inc./Maxim Integrated DG423DY+T
- Part No.:
- DG423DY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG423DY+T.pdf
- Description:
- IC SWITCH SPST-NOX2 35OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,515
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG423DY+T from Maxim Integrated is a dual, single-pole/double-throw (SPDT) CMOS analog switch with latched logic inputs, designed for precision signal routing in ±4.5V to ±20V bipolar or +10V to +30V single-supply systems. It features 20Ω typical on-resistance, 3Ω maximum on-resistance matching between channels, 15pC maximum charge injection, and operates across –40°C to +85°C. It is used in audio signal routing and test equipment where rail-to-rail analog switching and µP-compatible control are required.
For engineers reviewing the DG423DY+T datasheet, DG423DY+T pinout, DG423DY+T application, or DG423DY+T equivalent, key selection criteria include guaranteed rDS(ON) match (≤3Ω), latch timing (tWW/tDW/tWD ≤ 200/100/100 ns), break-before-make interval (≤15 ns), low off-leakage (<5 nA at +85°C), and ESD tolerance (≥2000 V per Method 3015.7).
Technical Context
The DG423DY+T implements two independent SPDT switches with separate S1/S2 sources and D1–D4 drains, controlled via WR (write), RS (reset), and IN1/IN2 logic inputs. Its latch architecture enables transparent or stored control states, eliminating need for continuous µP bus hold during switching.
It uses a 44V silicon-gate CMOS process enabling rail-to-rail analog signal handling (VANALOG = V+ to V−), with guaranteed on-resistance flatness (≤4Ω max) and matching only under bipolar supply operation. Logic interface supports TTL/CMOS levels when VL = +5V, and remains functional with VL tied to V+ for CMOS-level compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (rDS(ON)) | 20Ω typ / 35Ω max - ensures minimal signal attenuation and voltage drop in precision analog paths |
| On-resistance match | ≤3Ω max - guarantees matched gain/attenuation in differential or dual-channel signal paths |
| Charge injection | ≤15pC - limits voltage glitch on sample-and-hold capacitors and preserves ADC accuracy |
| Off-leakage current | <5nA at +85°C - maintains high-impedance isolation in battery-powered or high-precision sensor front-ends |
| Supply range | ±4.5V to ±20V bipolar or +10V to +30V single - supports industrial, telecom, and military voltage rails |
| Switching time (tON/tOFF) | 175ns / 145ns typ - enables fast multiplexing in data acquisition and communication systems |
| ESD tolerance | ≥2000V per Method 3015.7 - improves robustness during board handling and system integration |
Pinout & Package
Package: 16-pin SO (Small Outline), RoHS-compliant, surface-mount, body size 9.9 mm × 3.9 mm × 1.75 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | D1, D2 | Drain terminals for Switch 1 and Switch 2 - bidirectional analog signal outputs |
| 2 | WR | Write Select input - latches IN1/IN2 state into internal flip-flops on rising edge |
| 3, 4, 5, 6 | N.C. | No internal connection - must be left unconnected; no routing or grounding required |
| 7 | RS | Reset Select input - forces both switches to OFF state (IN = 0) when asserted |
| 9, 16 | S1, S2 | Source terminals for Switch 1 and Switch 2 - bidirectional analog signal inputs |
| 10, 15 | IN1, IN2 | Control inputs - define NO/NC state of respective SPDT switch when latched |
| 11 | V+ | Positive supply rail - sets upper analog signal limit; must be powered before VL/V− |
| 12 | VL | Logic supply - must be +5V for TTL compatibility; ties to V+ for CMOS-level operation |
| 13 | GND | Ground reference - common return for logic and supply decoupling |
| 14 | V− | Negative supply rail - sets lower analog signal limit; sequenced after V+ and VL |
Key Features
| Feature | Design Value |
|---|---|
| Latchable logic inputs | Eliminates need for sustained microprocessor bus drive; supports burst-mode control and reduces µP I/O loading |
| Rail-to-rail signal handling | Supports full V+ to V− analog swing without clipping - essential for ±15V op-amp interfaces and instrumentation |
| Guaranteed rFLAT(ON) | ≤4Ω variation over entire signal range - preserves linearity in audio and measurement applications |
| Break-before-make timing | ≤15ns - prevents momentary shorting between NC and NO paths in critical signal routing |
| Low power consumption | 35µW max - extends battery life in portable test gear and remote sensors |
Applications
| Audio Signal Routing | Test Equipment Multiplexing |
|---|---|
Use Scenario: Switching between microphone preamp outputs and ADC inputs in multi-channel audio analyzers. IC Role / Device Role / Timing Role: Dual SPDT analog switch providing isolated, low-distortion path selection with simultaneous channel control. Use Value: 20Ω rDS(ON) and <15pC charge injection preserve SNR and THD performance across all selected paths. | Use Scenario: Routing calibrated reference signals to multiple DUT inputs in automated test systems. IC Role / Device Role / Timing Role: Precision analog multiplexer with latched control enabling repeatable, glitch-free signal delivery. Use Value: Guaranteed 3Ω rDS(ON) match ensures identical gain error across parallel test channels. |
| Modem Line Interface | Battery-Operated Data Loggers |
Use Scenario: Selecting between line echo cancellation paths and hybrid circuit connections in fax/modem ICs. IC Role / Device Role / Timing Role: High-voltage SPDT switch supporting ±12V analog signaling while interfacing with 5V logic controllers. Use Value: ±20V bipolar supply rating and TTL/CMOS-compatible inputs simplify mixed-signal modem design. | Use Scenario: Enabling/disabling sensor signal chains (thermocouple, RTD, strain gauge) to conserve power between readings. IC Role / Device Role / Timing Role: Low-leakage analog gate controlling signal path activation in ultra-low-power monitoring nodes. Use Value: <5nA off-leakage at +85°C prevents drift in high-impedance sensor bridges during sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG423BRZ | 44V supply rating, 45Ω max rDS(ON), no latch, CMOS-only logic interface | Requires external latch or continuous GPIO drive; better for high-voltage, non-latched designs | Select when latch functionality is unnecessary and higher supply voltage margin is needed |
| TS5A3157DCKR | Single-supply only (+1.65V to +5.5V), 0.75Ω rDS(ON), no latch, 300mA peak current | Targeted at low-voltage portable devices; incompatible with bipolar or >5.5V supplies | Select for battery-powered consumer electronics where ultra-low on-resistance outweighs supply flexibility |
Compared with ADG423BRZ and TS5A3157DCKR, the DG423DY+T uniquely combines latch control, bipolar supply support, and guaranteed channel matching - making it optimal for industrial test, military comms, and precision instrumentation where timing autonomy and signal integrity are critical.
Availability
DG423DY+T is available at Aetrix Electronics and suitable for audio signal routing, test equipment multiplexing, and battery-operated data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG423DY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-reliability semiconductor solutions for industrial, communications, and aerospace markets.
The DG423DY+T belongs to the DG42x family of latching CMOS analog switches, engineered for applications demanding low distortion, high channel matching, and robust operation in harsh supply environments.
FAQ
What is the operating temperature range for DG423DY+T?
The DG423DY+T is rated for –40°C to +85°C ambient operation. This industrial-grade temperature range is confirmed in the Maxim ordering information table, where "DG423DY" explicitly maps to the –40°C to +85°C grade. The SO package variant supports reliable performance in embedded systems exposed to thermal cycling and uncontrolled environments.
Does DG423DY+T require a separate logic supply (VL), and what happens if VL is tied to V+?
Yes, DG423DY+T requires VL for logic interface. When VL = +5V, it achieves TTL compatibility. If VL is tied to V+, the device operates with CMOS-level logic thresholds (VIL ≤ 0.3×V+, VIH ≥ 0.7×V+), as specified in the Applications Information section. This configuration maintains full functionality but shifts input voltage thresholds proportionally to the main supply.
Can DG423DY+T operate from a single +12V supply, and what is the usable analog signal range?
Yes, DG423DY+T supports single-supply operation from +10V to +30V. With V+ = +12V and V− = 0V (GND), the analog signal range spans 0V to +12V. Rail-to-rail capability is preserved, and on-resistance remains within spec (20Ω typ), as verified in Figure MAX401-3 of the datasheet showing rDS(ON) vs. VD for V+ = 12V, V− = 0V.
What is the function of the N.C. pins (pins 3, 4, 5, 6) on DG423DY+T?
Pins 3, 4, 5, and 6 on DG423DY+T are No Internal Connection (N.C.) - they have no bond wire or internal circuitry attached. Per the Pin Descriptions section, these pins must remain unconnected. Neither grounding nor routing is permitted, as doing so may compromise package integrity or introduce parasitic coupling.
How does the break-before-make interval affect signal integrity in DG423DY+T?
The DG423DY+T guarantees a break-before-make interval ≤15ns (at +25°C), preventing momentary shorting between normally open (NO) and normally closed (NC) contacts during switching. This eliminates cross-talk and transient glitches in sensitive analog paths - critical in applications like relay replacement, signal source selection, and protection circuitry where signal collision must be avoided.
DG423DY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 35Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm (Max)
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 250ns, 200ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG423DY+T FAQ
1.How can I place an order for DG423DY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG423DY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG423DY+T reliable?
The price and inventory of DG423DY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG423DY+T is usually 5 days.
3.What payment methods are accepted for DG423DY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG423DY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG423DY+T?
DG423DY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG423DY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG423DY+T?
For technical support, including DG423DY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG423DY+T requirements.
6.How does Aetrix verify that DG423DY+T is sourced from the original manufacturer or authorized distributors?
All DG423DY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG423DY+T meets industry standards.
7.What is the process for return or replacement of DG423DY+T?
All DG423DY+T units undergo pre-shipment inspection (PSI). If there is an issue with DG423DY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG423DY+T part is unused and in its original packaging.
Return procedure for DG423DY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG423DY+T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

