Vishay Siliconix DG441BDN-T1-E4
- Part No.:
- DG441BDN-T1-E4
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
DG441BDN-T1-E4.pdf
- Description:
- IC SWITCH SPST-NCX4 80OHM 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG441BDN-T1-E4 from Vishay Siliconix is a quad SPST CMOS analog switch IC designed for bidirectional signal routing in precision analog systems. It delivers 45 Ω typical on-resistance, 120 ns typical turn-on time, and -1 pC charge injection - enabling low-distortion switching in sample-and-hold, data acquisition, and audio routing applications.
For engineers reviewing the DG441BDN-T1-E4 datasheet, DG441BDN-T1-E4 pinout, DG441BDN-T1-E4 application, or DG441BDN-T1-E4 equivalent, key selection criteria include dual-supply (±15 V) or single-supply (12 V) operation, guaranteed 45 Ω RDS(on) match across channels, and QFN-16 package compatibility with high-density PCB layouts.
Technical Context
The DG441BDN-T1-E4 implements four independent, TTL/CMOS-compatible SPST switches using high-voltage silicon-gate process technology with epitaxial latchup protection. Each channel conducts equally in both directions when ON and blocks signals to supply rails when OFF.
It supports dual-supply operation (V+ = ±15 V, V− = −15 V) with full analog signal range from −15 V to +15 V, or single-supply mode (V+ = 12 V, V− = 0 V) with 0–12 V analog range. Logic thresholds are fixed at VINL ≤ 0.8 V and VINH ≥ 2.4 V across −40 °C to +85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-Resistance (RDS(on)) | 45 Ω typ. at ±15 V supplies - ensures minimal signal attenuation and gain error in precision amplifier and resistor-programmable gain circuits. |
| Turn-On Time (tON) | 120 ns typ. (RL = 1 kΩ, CL = 35 pF) - enables high-throughput sampling in automated test equipment and real-time data acquisition. |
| Charge Injection (Q) | −1 pC typ. - reduces pedestal error in sample-and-hold circuits, preserving DC accuracy after switching events. |
| Analog Signal Range | −15 V to +15 V (dual supply) or 0–12 V (single supply) - supports rail-to-rail analog signal handling without clamping distortion. |
| Off Isolation (OIRR) | −90 dB at 100 kHz - minimizes crosstalk between active and inactive channels in multi-channel instrumentation. |
| Supply Current (I+, I−) | ±1 µA max. - enables ultra-low-power operation in battery-powered medical instruments and portable measurement devices. |
| Channel Matching (ΔRDS(on)) | 2 Ω max. - maintains consistent gain and timing across parallel-switched paths in programmable filter or calibration networks. |
Pinout & Package
Package: QFN-16 (4 mm × 4 mm, Variation 1), 0.65 mm pitch, exposed thermal pad, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | IN1–IN4 | Digital control inputs - active-high logic; INx = HIGH disables corresponding switch (DG441B truth table). |
| 5, 6, 13, 14 | S1–S4 | Source terminals - bidirectional analog current path; connect to signal source or common node in multiplexer topologies. |
| 7, 8, 15, 16 | D1–D4 | Drain terminals - bidirectional analog current path; connect to load, op-amp input, or ADC input in switched-path designs. |
| 9 | V− | Negative supply rail - must be connected to system ground in single-supply mode; sets lower analog voltage limit. |
| 10 | GND | Ground reference - provides return path for digital logic and substrate bias; requires low-impedance connection to minimize noise coupling. |
| 11 | V+ | Positive supply rail - defines upper analog voltage limit; supports up to +15 V in dual-supply or +12 V in single-supply configurations. |
| 12 | NC | No-connect terminal - left unconnected per datasheet; not internally bonded; must remain floating. |
Key Features
| Feature | Design Value |
|---|---|
| Low on-resistance matching | 2 Ω max. ΔRDS(on) between channels - critical for gain consistency in programmable resistor networks and multi-channel calibration. |
| Ultra-low charge injection | −1 pC typ. - directly reduces hold-mode voltage step error in precision sample-and-hold amplifiers. |
| TTL/CMOS-compatible inputs | 0.8 V/2.4 V thresholds - eliminates need for level-shifting circuitry when interfacing with standard microcontrollers and FPGAs. |
| Single- or dual-supply operation | Supports 12 V single supply or ±15 V dual supply - simplifies power architecture in mixed-signal systems requiring both analog and digital rails. |
| Latchup-immune process | Epitaxial layer isolation - ensures robust operation under transient overvoltage conditions in industrial and medical environments. |
Applications
| Audio Switching | Data Acquisition |
|---|---|
|
Use Scenario: Routing line-level stereo signals between multiple sources (e.g., microphone, DAC, codec) in professional audio mixers. IC Role / Device Role / Timing Role: Quad SPST switch providing isolated, low-distortion signal paths with simultaneous mute/unmute capability. Use Value: 45 Ω RDS(on) and −95 dB crosstalk preserve signal fidelity; −1 pC charge injection prevents audible pop during switching. |
Use Scenario: Multiplexing sensor outputs (thermocouple, strain gauge, RTD) into a shared ADC channel in industrial PLC modules. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling with minimal channel-to-channel gain error. Use Value: 2 Ω max. RDS(on) matching ensures <0.1% gain variation across channels; −90 dB off-isolation suppresses inter-channel interference. |
| Sample-and-Hold Circuits | Medical Instrumentation |
|
Use Scenario: Capturing transient ECG waveforms with sub-microsecond aperture time in portable patient monitors. IC Role / Device Role / Timing Role: Fast-switching analog gate controlling hold capacitor charging phase in open-loop S/H topology. Use Value: 120 ns tON enables precise aperture control; −1 pC charge injection limits hold-step error to <10 µV with 1 nF capacitor. |
Use Scenario: Isolating diagnostic signal paths (EEG, EMG, pulse oximetry) from shared analog front-end in multi-parameter bedside units. IC Role / Device Role / Timing Role: Low-leakage analog switch preventing cross-talk between high-impedance biopotential inputs. Use Value: ±0.01 nA max. off-leakage preserves signal integrity from 10 MΩ+ electrode sources; 4 pF CD(off) minimizes capacitive loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Higher RDS(on) (100 Ω typ.), slower tON (200 ns), no QFN option - offered only in SOIC-16. | Less suitable for high-speed sampling or space-constrained PCBs; better for cost-sensitive, low-frequency multiplexing. | Select MAX4617ESE+ if SOIC-16 footprint and lower unit cost outweigh speed and layout density requirements. |
| ADG1412BRUZ | Lower RDS(on) (1.8 Ω typ.), higher supply voltage (±16.5 V), but larger 20-lead TSSOP package and higher charge injection (2.5 pC). | Better for ultra-low-loss signal paths but increases PCB area and hold-error risk in S/H designs. | Select ADG1412BRUZ when sub-2 Ω on-resistance is mandatory and QFN-16 size constraint is relaxed. |
Compared with MAX4617ESE+ and ADG1412BRUZ, the DG441BDN-T1-E4 uniquely balances 45 Ω on-resistance, 120 ns speed, −1 pC charge injection, and compact QFN-16 packaging - making it optimal for high-density, medium-speed precision analog routing where leakage, matching, and layout efficiency are jointly critical.
Availability
DG441BDN-T1-E4 is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, and audio signal routing requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DG441BDN-T1-E4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and precision analog switches - with emphasis on high-reliability, high-performance components for industrial and medical markets.
The DG441B family was engineered specifically for low-distortion, low-leakage analog signal routing in demanding measurement and instrumentation applications - prioritizing RDS(on) matching, charge injection control, and latchup immunity.
FAQ
What is the maximum analog signal voltage range supported by the DG441BDN-T1-E4?
The DG441BDN-T1-E4 supports an analog signal range of −15 V to +15 V when operated with dual supplies (V+ = +15 V, V− = −15 V), or 0 V to +12 V in single-supply mode (V+ = +12 V, V− = 0 V). Signals exceeding these rails are clamped by internal diodes, so external limiting is recommended for overvoltage protection. This range is fully specified across −40 °C to +85 °C.
Does the DG441BDN-T1-E4 require external pull-up or pull-down resistors on its digital inputs?
No, the DG441BDN-T1-E4 does not require external pull-up or pull-down resistors. Its TTL/CMOS-compatible inputs have defined thresholds (VINL ≤ 0.8 V, VINH ≥ 2.4 V) and draw only ±1 µA max. input current, allowing direct connection to FPGA GPIOs, MCU pins, or logic gates without additional biasing. The device remains functional with floating inputs only if avoided per design best practices.
How does the DG441BDN-T1-E4 differ from the original DG441 in terms of performance?
The DG441BDN-T1-E4 is an enhanced version of the legacy DG441, featuring improved on-resistance matching (2 Ω max. vs. unspecified in original), reduced charge injection (−1 pC vs. −2.5 pC), tighter dynamic parameter specifications (e.g., 120 ns tON typ. vs. 150 ns), and qualification for extended temperature range (−40 °C to +85 °C). These upgrades directly improve accuracy and speed in sample-and-hold and data acquisition circuits.
Can the DG441BDN-T1-E4 be used in single-supply 5 V systems?
Yes, the DG441BDN-T1-E4 supports single-supply operation down to 5 V (V+ = 5 V, V− = 0 V), though RDS(on) increases to 160 Ω typ. and analog range narrows to 0–5 V. For 5 V logic compatibility, ensure VINH ≥ 2.4 V and VINL ≤ 0.8 V - which aligns with standard 5 V CMOS levels. Full parametric guarantees apply only at V+ = 12 V or ±15 V per datasheet.
Is thermal pad connection required for the QFN-16 package of the DG441BDN-T1-E4?
Yes, the exposed thermal pad on the DG441BDN-T1-E4's QFN-16 package must be soldered to a PCB copper pour tied to V− (or GND in single-supply mode) for reliable thermal dissipation and electrical stability. Vishay recommends minimum 4×4 mm thermal pad with 9 vias (0.3 mm diameter) to inner ground plane. Omitting this compromises power handling and may cause parametric drift above 75 °C.
DG441BDN-T1-E4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 80Ohm
- Channel-to-Channel Matching (ΔRon):
- 2Ohm
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 220ns, 120ns
- -3db Bandwidth:
- -
- Charge Injection:
- -1pC
- Channel Capacitance (CS(off), CD(off)):
- 4pF, 4pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -95dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
DG441BDN-T1-E4 FAQ
1.How can I place an order for DG441BDN-T1-E4 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG441BDN-T1-E4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG441BDN-T1-E4 reliable?
The price and inventory of DG441BDN-T1-E4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG441BDN-T1-E4 is usually 5 days.
3.What payment methods are accepted for DG441BDN-T1-E4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG441BDN-T1-E4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG441BDN-T1-E4?
DG441BDN-T1-E4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG441BDN-T1-E4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG441BDN-T1-E4?
For technical support, including DG441BDN-T1-E4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG441BDN-T1-E4 requirements.
6.How does Aetrix verify that DG441BDN-T1-E4 is sourced from the original manufacturer or authorized distributors?
All DG441BDN-T1-E4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG441BDN-T1-E4 meets industry standards.
7.What is the process for return or replacement of DG441BDN-T1-E4?
All DG441BDN-T1-E4 units undergo pre-shipment inspection (PSI). If there is an issue with DG441BDN-T1-E4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG441BDN-T1-E4 part is unused and in its original packaging.
Return procedure for DG441BDN-T1-E4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG441BDN-T1-E4 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

