My Inquiry
My Account
Vishay Siliconix DG442LEDQ-GE3
- Part No.:
- DG442LEDQ-GE3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG442LEDQ-GE3.pdf
- Description:
- IC SW SPST-NOX4 26OHM 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:354
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG442LEDQ-GE3 from Vishay Siliconix is a quad single-pole-single-throw (SPST) analog switch with normally open (NO) configuration, designed for precision signal routing in data acquisition and sample-and-hold circuits. It delivers 16 Ω typical on-resistance, 18 ns typical turn-on time, and <8 pC charge injection across full analog swing - enabling low-distortion switching of ±5 V, +12 V, or +3 V signals in instrumentation-grade systems.
For engineers reviewing the DG442LEDQ-GE3 datasheet, DG442LEDQ-GE3 pinout, DG442LEDQ-GE3 application, or DG442LEDQ-GE3 equivalent, key selection criteria include its TSSOP-16 package compatibility, dual-supply operation (±3 V to ±8 V), low leakage (<10 pA typ.), and guaranteed channel-to-channel crosstalk >113 dB - critical for high-fidelity multiplexing and relay replacement in medical and test equipment.
Technical Context
The DG442LEDQ-GE3 implements four independent MOSFET-based SPST switches with complementary control logic: logic high (≥2.4 V) enables conduction, logic low (≤0.8 V) disables. Each channel conducts bidirectionally when on and blocks analog voltages up to supply rails when off, supporting rail-to-rail signal handling without external clamping.
Its architecture integrates low-capacitance design (CD(ON) = 15 pF, CS(OFF) = 5 pF) and matched RDS(on) tracking (ΔRDS(on) ≤ 0.5 Ω typ.) to minimize signal-dependent errors and timing skew across channels - essential for synchronized sampling and programmable-gain amplifier topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (RDS(on)) | 16 Ω typ. at +12 V single supply - ensures minimal voltage drop and gain error in precision signal paths. |
| Turn-on time (tON) | 18 ns typ. at +12 V - supports ≥25 MHz sampling rates in data acquisition front-ends. |
| Charge injection | 6.6 pC typ. - limits hold-mode voltage step error in sample-and-hold circuits to <1 LSB for 16-bit ADCs. |
| Analog signal range | 0 to +12 V (single supply) or ±5 V (dual supply) - accommodates industrial sensor outputs and audio line-level signals. |
| Off isolation (OIRR) | 68.4 dB at 1 MHz - suppresses crosstalk between active and inactive channels in dense multiplexer layouts. |
| Leakage current (IS(off)) | <1 nA max at +85 °C - preserves accuracy in high-impedance sensor interfaces and battery-powered metering. |
| Supply range | +3 V to +16 V single supply or ±3 V to ±8 V dual supply - enables direct interface with legacy 5 V logic and modern low-voltage microcontrollers. |
Pinout & Package
Package: 16-lead TSSOP (JEDEC MS-012, body dimensions 5.00 × 4.40 × 1.20 mm). Pin 1 marked by dot; pin 1 corner located at bottom-left when viewed top-side with marking facing up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN1) | Digital control input for Channel 1 | Active-high logic: ≥2.4 V enables switch; ≤0.8 V disables. TTL/CMOS compatible. |
| 2 (IN2) | Digital control input for Channel 2 | Independent enable for second SPST path; no internal logic coupling to IN1. |
| 3 (D1) | Drain terminal for Channel 1 | Analog I/O node; bidirectional conduction when switch is on; withstands full supply voltage when off. |
| 4 (D2) | Drain terminal for Channel 2 | Electrically isolated from D1; supports differential or independent signal routing. |
| 5 (S1) | Source terminal for Channel 1 | Paired with D1; forms closed path with ≤16 Ω resistance when IN1 = high. |
| 6 (S2) | Source terminal for Channel 2 | Matches S1 electrical characteristics; enables matched gain/phase response in dual-path designs. |
| 7 (V−) | Negative supply rail | Required for dual-supply operation; tied to GND for single-supply use (0 V reference). |
| 8 (V+) | Positive supply rail | Bias source for internal level shifters; sets maximum analog signal range (V+ to V−). |
| 9 (GND) | Ground reference | Logic and analog common return; must be low-impedance to minimize switching noise coupling. |
| 10 (NC) | No-connect | Internally unconnected; must remain floating or grounded per PCB layout best practices. |
| 11 (S4) | Source terminal for Channel 4 | Final analog I/O in quad configuration; matches S1–S3 performance within ΔRDS(on) ≤ 0.5 Ω. |
| 12 (S3) | Source terminal for Channel 3 | Third independent source node; supports 4:1 multiplexing or parallel channel expansion. |
| 13 (D4) | Drain terminal for Channel 4 | Complements S4; completes fourth SPST path with identical CD(ON) = 15 pF and leakage specs. |
| 14 (D3) | Drain terminal for Channel 3 | Matches D1/D2 capacitance and RDS(on); enables consistent bandwidth across all four channels. |
| 15 (IN4) | Digital control input for Channel 4 | Full logic-level compatibility; timing matched to IN1–IN3 within tON/tOFF variation ≤10 ns. |
| 16 (IN3) | Digital control input for Channel 3 | Enables independent gating of third channel; no shared control bus required. |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPST NO configuration | Four independent switches with logic-high activation - simplifies control sequencing in multi-sensor data loggers. |
| Low charge injection (6.6 pC) | Reduces hold-step error to <50 µV in 100 kΩ source impedance sample-and-hold circuits. |
| Bidirectional analog conduction | Eliminates need for signal polarity awareness - supports AC-coupled audio routing and sensor excitation reversal. |
| Rail-to-rail analog range | Operates with signals from V− to V+ - enables direct interfacing with op-amp outputs and DACs without level shifting. |
| TTL/CMOS-compatible inputs | Accepts standard 3.3 V or 5 V logic without external level translators - reduces BOM count in mixed-voltage systems. |
Applications
| Automatic Test Equipment (ATE) | Data Acquisition Systems |
|---|---|
Use Scenario: Multiplexing 16-channel thermocouple inputs into a single 24-bit sigma-delta ADC. IC Role / Device Role / Timing Role: Quad SPST switch routes individual sensor outputs to common signal conditioning stage; tON/tOFF matching ensures synchronized sampling. Use Value: 16 Ω RDS(on) and <1 nA leakage preserve microvolt-level thermocouple resolution; 113 dB crosstalk prevents channel bleed during high-gain amplification. |
Use Scenario: Isolating unused ADC input channels in a modular PLC I/O module. IC Role / Device Role / Timing Role: DG442LEDQ-GE3 acts as channel guard - disconnecting floating inputs to prevent noise coupling and offset drift. Use Value: <10 pA leakage at +85 °C maintains baseline stability over temperature; NC pin allows compact layout without stub traces. |
| Medical Instrumentation | Audio Signal Routing |
Use Scenario: Configuring electrode lead paths in a 12-lead ECG front-end with programmable gain. IC Role / Device Role / Timing Role: DG442LEDQ-GE3 selects between differential and single-ended lead configurations under microcontroller control. Use Value: 6.6 pC charge injection prevents artifact spikes during lead switching; 15 pF CD(ON) minimizes high-frequency attenuation in 0.05–150 Hz band. |
Use Scenario: Muting/unmuting four balanced line outputs in a professional audio mixer. IC Role / Device Role / Timing Role: Normally open topology ensures silent default state; fast 18 ns tON enables click-free muting transitions. Use Value: 16 Ω RDS(on) introduces <0.01 dB insertion loss at 20 kHz; bidirectional conduction supports TRS jack wiring without polarity concerns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4618ESE+ | Higher RDS(on) (35 Ω typ.), slower tON (45 ns typ.), SOIC-16 only | Limited to lower-speed industrial controls; unsuitable for >10 MSPS sampling | Select when SOIC-16 footprint is mandatory and 12-bit resolution suffices. |
| ADG1419BRUZ | Lower RDS(on) (1.3 Ω typ.), higher supply voltage (±15 V), TSSOP-16 | Supports higher-voltage sensor excitation but requires level-shifting for 3.3 V logic | Choose for ultra-low distortion in precision weigh-scale bridges where cost premium is acceptable. |
Compared with DG442LEDQ-GE3, MAX4618ESE+ trades speed and on-resistance for broader temperature range (−40 °C to +125 °C), while ADG1419BRUZ delivers superior analog performance at the cost of logic-level compatibility and price - making DG442LEDQ-GE3 optimal for cost-sensitive, medium-speed instrumentation with 3.3 V/5 V control.
Availability
DG442LEDQ-GE3 is available at Aetrix Electronics and suitable for automatic test equipment, medical instrumentation, and portable data loggers requiring stable component supply across industrial temperature ranges (−40 °C to +85 °C).
Supply support for DG442LEDQ-GE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and power management devices for industrial and medical markets.
The DG442LEDQ-GE3 belongs to Vishay's precision analog switch product line, engineered specifically for low-error signal routing in data acquisition, sample-and-hold, and programmable-gain amplifier applications where charge injection and on-resistance matching are critical.
FAQ
What is the maximum analog signal voltage supported by DG442LEDQ-GE3?
DG442LEDQ-GE3 supports analog signals from V− to V+ across its full operating range: 0 V to +12 V in single-supply mode, or ±5 V in dual-supply mode. Absolute maximum ratings allow V+ to V− up to +18 V, but functional analog range is limited by supply rails - exceeding V+ or V− clamps signals via internal diodes, risking damage if forward current exceeds 30 mA.
Does DG442LEDQ-GE3 require external pull-up or pull-down resistors on its digital inputs?
No, DG442LEDQ-GE3 does not require external pull-up or pull-down resistors. Its digital inputs are TTL/CMOS compatible with defined thresholds: logic high recognized at ≥2.4 V and logic low at ≤0.8 V. Input leakage is <1.5 μA across temperature, so direct connection to microcontroller GPIOs or FPGA outputs is safe and reliable.
How does DG442LEDQ-GE3 differ from DG441LEDQ-GE3?
DG442LEDQ-GE3 is a normally open (NO) quad SPST switch, while DG441LEDQ-GE3 is normally closed (NC). In DG442LEDQ-GE3, channels conduct only when INx = high; in DG441LEDQ-GE3, they conduct when INx = low. Both share identical RDS(on), charge injection, and package - making them functionally complementary for fail-safe or default-state-critical designs like emergency shutdown circuits.
Can DG442LEDQ-GE3 operate from a single +3.3 V supply?
Yes, DG442LEDQ-GE3 operates from +3 V to +16 V single supply. At +3.3 V, RDS(on) increases to 71 Ω typ. and tON extends to 141 ns typ., but it remains fully functional for low-speed applications like sensor multiplexing in battery-powered IoT nodes where power efficiency outweighs speed requirements.
What is the thermal derating behavior of DG442LEDQ-GE3 in TSSOP-16 package?
In its 16-pin TSSOP package, DG442LEDQ-GE3 has a power dissipation limit of 450 mW at +25 °C, derating linearly by 7 mW/°C above +75 °C. This means usable power drops to ~380 mW at +85 °C ambient - sufficient for typical analog switch operation (<100 μW static consumption) but constrains simultaneous high-current channel conduction.
DG442LEDQ-GE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 26Ohm
- Channel-to-Channel Matching (ΔRon):
- 100mOhm
- Voltage - Supply, Single (V+):
- 3V ~ 16V
- Voltage - Supply, Dual (V±):
- ±3V ~ 8V
- Switch Time (Ton, Toff) (Max):
- 60ns, 35ns
- -3db Bandwidth:
- -
- Charge Injection:
- 6.6pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 6pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -114dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG442LEDQ-GE3 FAQ
1.How can I place an order for DG442LEDQ-GE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG442LEDQ-GE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG442LEDQ-GE3 reliable?
The price and inventory of DG442LEDQ-GE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG442LEDQ-GE3 is usually 5 days.
3.What payment methods are accepted for DG442LEDQ-GE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG442LEDQ-GE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG442LEDQ-GE3?
DG442LEDQ-GE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG442LEDQ-GE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG442LEDQ-GE3?
For technical support, including DG442LEDQ-GE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG442LEDQ-GE3 requirements.
6.How does Aetrix verify that DG442LEDQ-GE3 is sourced from the original manufacturer or authorized distributors?
All DG442LEDQ-GE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG442LEDQ-GE3 meets industry standards.
7.What is the process for return or replacement of DG442LEDQ-GE3?
All DG442LEDQ-GE3 units undergo pre-shipment inspection (PSI). If there is an issue with DG442LEDQ-GE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG442LEDQ-GE3 part is unused and in its original packaging.
Return procedure for DG442LEDQ-GE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG442LEDQ-GE3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
