Analog Devices Inc./Maxim Integrated DG445CY+
- Part No.:
- DG445CY+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG445CY+.pdf
- Description:
- IC SWITCH SPST-NOX4 85OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,188
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG445CY+ from Maxim Integrated is a quad, normally open (NO), single-pole/single-throw (SPST) analog switch IC designed for precision signal routing in bipolar or single-supply systems. It delivers 85Ω max on-resistance, <5nA off-leakage at +85°C, 10pC max charge injection, and operates from ±4.5V to ±20V or +10V to +30V supplies - enabling rail-to-rail analog signal handling in test equipment and military radios.
For engineers reviewing the DG445CY+ datasheet, DG445CY+ pinout, DG445CY+ application, or DG445CY+ equivalent, key selection criteria include guaranteed on-resistance matching (4Ω max), on-resistance flatness (9Ω max), ESD tolerance (2000V min), switching speed (tON < 250ns), and TTL/CMOS logic compatibility with VL pin programmability.
Technical Context
The DG445CY+ implements four independent SPST switches fabricated in a 44V silicon-gate process, supporting bidirectional conduction with symmetric on-resistance behavior across the full analog signal range (±15V). Its control architecture uses active-low logic inputs referenced to VL, with internal level-shifting enabling operation under ±20V or +30V supplies while maintaining TTL/CMOS input thresholds.
Switching performance is supply-voltage dependent: tON improves from 400ns at +10.8V to 250ns at +16.5V (bipolar ±16.5V), and off-isolation rejection ratio reaches 60dB at 1MHz. Charge injection is tightly controlled (10pC max) via matched transistor geometry and layout symmetry, critical for sample-and-hold accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-Resistance (RDS(ON)) | 85Ω max at ±15V - ensures minimal signal attenuation and gain error in precision analog paths |
| On-Resistance Matching | 4Ω max between channels - enables matched gain/phase response in multi-channel instrumentation |
| Charge Injection | 10pC max - limits voltage glitch in sample-and-hold circuits to <1mV with 10nF hold capacitor |
| Off-Leakage Current | <5nA at +85°C - preserves DC accuracy in high-impedance sensor interfaces and battery monitoring |
| Supply Range | ±4.5V to ±20V or +10V to +30V - supports industrial, military, and telecom power architectures without level shifters |
| Switching Time (tON/tOFF) | <250ns / <70ns - enables fast multiplexing in automated test equipment (ATE) scan rates up to 4MHz |
| ESD Tolerance | 2000V min per Method 3015.7 - provides robustness during board handling and system integration |
Pinout & Package
Package: 16-pin narrow SO (Small Outline) - 150mil body width, surface-mount, RoHS-compliant, JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 (Pins 15,14,7,6) | Logic Control Inputs | Active-high digital inputs controlling respective SPST switches; compatible with TTL/CMOS when VL = 5V |
| D1–D4 (Pins 16,13,5,8) | Drain Terminals | Analog output nodes; bidirectional current flow supported; must remain within V− to V+ rails |
| S1–S4 (Pins 1,11,12,9) | Source Terminals | Analog input nodes; electrically identical to drains; no intrinsic directionality in conduction |
| V+ (Pin 13) | Positive Supply | Connects to substrate; maximum 44V above V−; sets upper analog signal limit |
| V− (Pin 2) | Negative Supply | Sets lower analog signal limit; must be ≤ V+ − 44V; clamps S/D overvoltage via internal diodes |
| GND (Pin 3) | Ground Reference | Logic ground reference; separate from analog signal return; decoupling required near V+/V− pins |
| VL (Pin 10) | Logic Supply | Defines logic threshold: 5V for TTL compatibility, V+ for CMOS; enables mixed-voltage system interfacing |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail signal handling | Supports analog signals from V− to V+ (±15V typical), eliminating need for external level-shifting circuitry |
| Guaranteed RFLAT(ON) | 9Ω max variation across ±15V signal range - ensures consistent channel gain in multi-path signal conditioning |
| Low power consumption | 35µW max total supply current - enables use in battery-operated portable test gear and avionics |
| TTL/CMOS logic compatibility | Configurable via VL pin - simplifies interface to FPGA, microcontroller, or ASIC control buses without glue logic |
| Improved off-leakage vs. temperature | <5nA at +85°C - maintains measurement integrity in extended-temperature military and industrial environments |
Applications
| Test Equipment | Military Radios |
|---|---|
Use Scenario: Automated test system multiplexing analog sensor inputs and stimulus outputs across 16+ DUT channels. IC Role / Device Role / Timing Role: Quad SPST switch routing calibrated voltage/current sources and precision ADC inputs with sub-mV settling. Use Value: 4Ω max RON match and 9Ω flatness preserve measurement correlation across channels; 10pC charge injection prevents hold-capacitor droop. |
Use Scenario: RF front-end signal path selection in secure HF/VHF transceivers operating from −40°C to +85°C. IC Role / Device Role / Timing Role: Isolating antenna duplexers, filter banks, and low-noise amplifiers under harsh thermal cycling. Use Value: <5nA off-leakage at +85°C prevents DC bias drift in LNA bias networks; 2000V ESD rating withstands field-handling stress. |
| Sample-and-Hold Circuits | Heads-Up Displays |
Use Scenario: Precision acquisition stage in 16-bit data loggers capturing vibration, temperature, and pressure waveforms. IC Role / Device Role / Timing Role: Low-glitch sampling switch connecting sensor to hold capacitor before ADC conversion. Use Value: 10pC max charge injection limits aperture error to <0.02% FS for 10nF hold capacitors - critical for 16-bit ENOB. |
Use Scenario: Analog video signal routing in aircraft cockpit HUDs switching between primary flight display and synthetic vision sources. IC Role / Device Role / Timing Role: Fast-switching SPST gate selecting RGB video paths with minimal crosstalk and timing skew. Use Value: 70ns tOFF enables sub-100ns source switching; 100dB crosstalk isolation prevents ghosting between display layers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1414BRUZ | 4-channel SPST, 1.8Ω RON, but only supports ±15V max; requires dual 5V logic supply | Better RON and bandwidth, but narrower supply range and fixed 5V logic interface | Select ADG1414BRUZ where ultra-low on-resistance is critical and supply rails are constrained to ±15V. |
| TS5A3157DCKR | Single-channel SPST, 0.75Ω RON, +1.65V to +5.5V single supply only; no bipolar capability | Optimized for low-voltage portable audio, not high-voltage industrial/military signal routing | Choose TS5A3157DCKR only for 3.3V/5V consumer-grade signal switching - not a functional replacement for DG445CY+. |
Compared with ADG1414BRUZ and TS5A3157DCKR, the DG445CY+ uniquely supports ±20V bipolar operation and configurable logic thresholds via VL, making it irreplaceable in wide-dynamic-range test and defense systems where supply flexibility and ruggedness are mandatory.
Availability
DG445CY+ is available at Aetrix Electronics and suitable for test equipment, military radios, sample-and-hold circuits, and heads-up displays requiring stable component supply across extended temperature and voltage ranges.
Supply support for DG445CY+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs high-performance analog, mixed-signal, and power management ICs for industrial, automotive, communications, and computing markets.
The DG445CY+ belongs to Maxim's precision analog switch family, engineered specifically for high-reliability signal routing in demanding environments where leakage, charge injection, and supply flexibility directly impact measurement fidelity and system uptime.
FAQ
What is the maximum analog signal voltage range supported by the DG445CY+?
The DG445CY+ supports an analog signal range of ±15V when operated from ±15V supplies, and scales linearly with supply rails - up to ±20V with ±20V supplies or +30V with single +30V supply. The absolute maximum voltage difference between V+ and V− is 44V, and signals on S/D pins must remain within V− to V+ to avoid forward-biasing internal clamping diodes. This range is confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables of the official Maxim datasheet for DG445CY+.
Does the DG445CY+ require external pull-up or pull-down resistors on its IN pins?
No, the DG445CY+ does not require external pull-up or pull-down resistors on IN1–IN4 pins. Its logic inputs have specified IINH and IINL leakage currents of ±0.5µA max, and are fully compatible with standard TTL/CMOS drivers when VL is set to 5V or V+. Internal input structure ensures clean switching without floating inputs, provided the driving source meets the voltage thresholds (VINH ≥ 2.4V, VINL ≤ 0.8V) defined in the DG445CY+ datasheet under dual-supply conditions.
Can the DG445CY+ operate with unbalanced supplies such as +24V and −5V?
Yes, the DG445CY+ can operate with unbalanced supplies like +24V and −5V, as explicitly stated in the Applications Information section of the DG445CY+ datasheet. The key constraint is that the voltage difference between V+ and V− must not exceed 44V, and analog signals must stay within the V− to V+ range. In this example, the usable analog range becomes −5V to +24V (29V span), and the device maintains specified RDS(ON), leakage, and switching performance per the Electrical Characteristics table.
What is the purpose of the VL pin on the DG445CY+, and how should it be connected?
The VL pin on the DG445CY+ sets the logic threshold voltage for the IN1–IN4 inputs. Connect VL to +5V for TTL-compatible operation (VINH ≥ 2.4V, VINL ≤ 0.8V), or tie it to V+ for CMOS-level compatibility with higher supply voltages. This flexibility allows the DG445CY+ to interface directly with diverse controllers without level-shifting circuitry. The VL pin is internally buffered and draws negligible current, as verified in the DG445CY+ Electrical Characteristics table under "Input Current with Input Voltage High/Low" parameters.
How does the DG445CY+ compare to the older DG445CJ in terms of performance and package?
The DG445CY+ and DG445CJ share identical electrical specifications - including RDS(ON), charge injection, leakage, and switching times - because both are members of Maxim's improved DG444/DG445 family. The sole difference is packaging: DG445CY+ uses a 16-pin narrow SO (surface-mount), while DG445CJ uses a 16-pin plastic DIP (through-hole). The "+" suffix in DG445CY+ denotes tape-and-reel packaging with enhanced moisture sensitivity level (MSL) compliance, per Maxim's ordering conventions documented in the DG445CY+ datasheet's Ordering Information table.
DG445CY+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 85Ohm
- Channel-to-Channel Matching (ΔRon):
- 4Ohm (Max)
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 250ns, 170ns
- -3db Bandwidth:
- -
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 4pF, 4pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -100dB @ 1MHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG445CY+ FAQ
1.How can I place an order for DG445CY+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG445CY+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG445CY+ reliable?
The price and inventory of DG445CY+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG445CY+ is usually 5 days.
3.What payment methods are accepted for DG445CY+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG445CY+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG445CY+?
DG445CY+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG445CY+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG445CY+?
For technical support, including DG445CY+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG445CY+ requirements.
6.How does Aetrix verify that DG445CY+ is sourced from the original manufacturer or authorized distributors?
All DG445CY+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG445CY+ meets industry standards.
7.What is the process for return or replacement of DG445CY+?
All DG445CY+ units undergo pre-shipment inspection (PSI). If there is an issue with DG445CY+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG445CY+ part is unused and in its original packaging.
Return procedure for DG445CY+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG445CY+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

