My Inquiry
My Account
Vishay Siliconix DG470EQ-T1-E3
- Part No.:
- DG470EQ-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DG470EQ-T1-E3.pdf
- Description:
- IC SWITCH SPDT X 1 6OHM 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:5,403
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG470EQ-T1-E3 from Vishay Siliconix is a high-voltage, single-pole double-throw (SPDT) analog switch with enable pin, designed for precision signal routing in ±15 V dual-supply or 12 V single-supply systems. It delivers 3.6 Ω typical on-resistance, 0.4 Ω typical on-resistance flatness, and guaranteed break-before-make switching - enabling reliable audio/video switching and relay replacement in industrial test equipment.
For engineers reviewing the DG470EQ-T1-E3 datasheet, DG470EQ-T1-E3 pinout, DG470EQ-T1-E3 application, or DG470EQ-T1-E3 equivalent, key selection criteria include its 44 V absolute maximum supply rating, ±15 V analog signal range, TTL/CMOS-compatible enable control, 129 ns turn-on time at ±15 V, and MSOP-8 package compatibility with space-constrained PCB layouts.
Technical Context
The DG470EQ-T1-E3 implements a monolithic CMOS SPDT switch architecture with integrated enable logic that forces both NC and NO terminals into high-impedance off-state when EN = high - ensuring safe power-up behavior and fault-condition disconnect. Its channel conduction is bidirectional and rail-to-rail, supporting analog signals from V− to V+ without clipping.
Switching performance is characterized across three supply configurations: ±4.5 V, ±15 V, and +12 V/0 V. At ±15 V, it achieves 129 ns tON and 80 ns tOFF into 300 Ω/35 pF load, with 58 pC charge injection and −57 dB off-isolation at 1 MHz - making it suitable for precision data acquisition and low-distortion video routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (typ.) | 3.6 Ω at ±15 V - enables low insertion loss in precision signal paths |
| Analog signal range | ±15 V - supports full-rail operation with dual supplies up to ±15 V |
| Supply voltage max. | 44 V (V+ to V−) - allows robust operation in high-voltage industrial environments |
| Turn-on time (typ.) | 129 ns at ±15 V - meets timing requirements for video and fast data acquisition |
| Charge injection | 58 pC - minimizes voltage glitch in sample-and-hold and multiplexed ADC front-ends |
| Off-isolation | −57 dB at 1 MHz - ensures strong channel separation in multi-channel audio routing |
| Enable logic | Active-high EN pin - provides system-level mute, safe startup, and fault isolation |
Pinout & Package
Package: 8-pin MSOP (Mini Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (EN) | Enable input | Active-high digital control: high = all switches off (high-Z); low = normal SPDT operation |
| 2 (COM) | Common analog terminal | Bidirectional signal path shared between NC and NO; supports rail-to-rail analog swing |
| 3 (NC) | Normally closed analog terminal | Connected to COM when EN = low and IN = low; breaks before make during switching |
| 4 (GND) | Ground reference | Logic ground return; must be tied to system ground; not isolated from analog ground |
| 5 (V+) | Positive supply | Accepts +4.5 V to +16.5 V (dual) or +12 V (single); powers internal logic and switch core |
| 6 (NO) | Normally open analog terminal | Connected to COM when EN = low and IN = high; maintains break-before-make timing |
| 7 (V−) | Negative supply | Accepts −16.5 V to −4.5 V (dual); enables true bipolar analog signal handling |
| 8 (IN) | Control input | TTL/CMOS-compatible digital input (0.8 V/2.4 V thresholds); controls NC/NO connection state |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed 15 ns minimum delay prevents momentary shorting during channel transition |
| Rail-to-rail analog conduction | Supports input signals from V− to V+ without distortion or clipping in either direction |
| Low on-resistance flatness | 0.4 Ω typical variation over ±10 V signal range - preserves signal integrity in precision gain stages |
| Enable-driven safe state | EN = high forces NC and NO into high-Z regardless of IN state - eliminates power-up glitches |
| Total harmonic distortion | 0.0145 % - meets fidelity requirements for professional audio and medical signal routing |
Applications
| Audio Signal Switching | Precision Test Equipment |
|---|---|
|
Use Scenario: Routing line-level stereo signals between multiple sources and outputs in pro-audio mixers. IC Role / Device Role / Timing Role: SPDT analog switch with mute capability via EN pin, operating at ±15 V rails. Use Value: 3.6 Ω on-resistance and 0.0145 % THD preserve dynamic range and channel separation without added buffering. |
Use Scenario: Multiplexing sensor inputs to a 16-bit ADC in automated calibration systems. IC Role / Device Role / Timing Role: Low-charge-injection (58 pC), rail-to-rail SPDT switch controlled by microcontroller GPIO. Use Value: Minimal settling error and no signal clipping ensure <1 LSB measurement accuracy across full input range. |
| Medical Instrumentation | Industrial Power Routing |
|
Use Scenario: Selecting ECG electrode channels in portable patient monitors with battery-powered ±12 V supplies. IC Role / Device Role / Timing Role: Enable-controlled SPDT switch providing safe default-off state during power-up and fault conditions. Use Value: EN pin guarantees high-impedance isolation until firmware validates system readiness - meeting IEC 60601 safety requirements. |
Use Scenario: Isolating redundant 24 V DC power feeds in programmable logic controller (PLC) backplanes. IC Role / Device Role / Timing Role: High-voltage SPDT switch rated for 44 V V+–V− differential, driven by industrial PLC output modules. Use Value: 120 mA continuous current rating and −40 °C to +125 °C operation support ruggedized power management without relays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4692EUA+ | Higher on-resistance (12 Ω typ.), no enable pin, ±20 V max supply, 8-pin µMAX package | Lacks EN-driven safe state; requires external logic for power-up isolation | Select when higher voltage rating (±20 V) is required and enable functionality is implemented externally |
| ADG1419BRMZ | Lower on-resistance (1.3 Ω typ.), no enable pin, ±15 V rating, 10-pin MSOP package | Requires additional GPIO and level-shifting for EN-equivalent behavior; larger footprint | Select when ultra-low on-resistance is critical and board space permits 10-pin layout and discrete enable circuitry |
Compared with MAX4692EUA+ and ADG1419BRMZ, the DG470EQ-T1-E3 uniquely integrates an active-high enable pin in an industry-standard 8-pin MSOP, delivering verified safe-state behavior, 3.6 Ω on-resistance, and guaranteed break-before-make - reducing BOM count and PCB complexity in safety-critical analog routing.
Availability
DG470EQ-T1-E3 is available at Aetrix Electronics and suitable for audio signal switching, precision test equipment, and medical instrumentation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DG470EQ-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and precision analog switches - with emphasis on high-reliability, high-voltage, and thermally robust components.
The DG470EQ-T1-E3 belongs to Vishay's high-voltage analog switch product line, engineered for applications demanding rail-to-rail signal integrity, safe power sequencing, and industrial temperature operation (−40 °C to +125 °C).
FAQ
What is the function of the EN pin on the DG470EQ-T1-E3?
The EN (enable) pin on the DG470EQ-T1-E3 is an active-high digital input that forces both the NC and NO terminals into high-impedance off-state when asserted - independent of the IN control signal. This provides a hardware-mandated "safe state" at power-up and enables rapid fault isolation. In audio applications, it serves as a system-level mute function. The DG470EQ-T1-E3 requires EN = low to allow normal SPDT switching behavior.
Can the DG470EQ-T1-E3 operate from a single 12 V supply?
Yes, the DG470EQ-T1-E3 is fully specified for unipolar operation with V+ = 12 V and V− = 0 V. In this configuration, it supports analog signal ranges up to 0 V to 12 V, delivers 7.5 Ω typical on-resistance, and maintains 190 ns typical turn-on time. All logic thresholds remain TTL/CMOS-compatible, and the EN and IN pins function identically. The DG470EQ-T1-E3 retains its break-before-make timing and charge injection performance (2.4 pC) under single-supply conditions.
What is the maximum analog signal voltage the DG470EQ-T1-E3 can handle?
The DG470EQ-T1-E3 supports analog signals extending to the supply rails: ±15 V with dual supplies or 0 V to 12 V with single supply. Its absolute maximum rating is 44 V between V+ and V−, but analog signal voltage must stay within (V−) to (V+) - exceeding those limits risks clamping by internal protection diodes. For example, with V+ = +15 V and V− = −15 V, the valid analog range is −15 V to +15 V. This rail-to-rail capability is confirmed across −40 °C to +125 °C for the DG470EQ-T1-E3.
Does the DG470EQ-T1-E3 require external pull-up or pull-down resistors on EN or IN?
No, the DG470EQ-T1-E3 does not require external biasing on EN or IN. Its digital inputs feature guaranteed TTL/CMOS-compatible thresholds (0.8 V low, 2.4 V high) and leakage currents below ±1 µA across temperature - allowing direct connection to microcontroller GPIO, FPGA outputs, or logic gates without pull resistors. Internal input structure ensures stable logic states even with floating inputs avoided by design; however, best practice is to actively drive EN and IN to prevent undefined switching states. The DG470EQ-T1-E3 datasheet confirms this behavior under all operating conditions.
How does the DG470EQ-T1-E3 compare to the DG469EQ-T1-E3?
The DG470EQ-T1-E3 and DG469EQ-T1-E3 share identical analog switch core specifications - same on-resistance, bandwidth, leakage, and thermal performance - but differ in control architecture: the DG470EQ-T1-E3 adds an enable (EN) pin that overrides the IN signal to force both NC and NO into high-impedance off-state, while the DG469EQ-T1-E3 lacks EN and relies solely on IN. This makes the DG470EQ-T1-E3 suitable for systems requiring guaranteed power-up isolation or hardware fault response, whereas the DG469EQ-T1-E3 is used where minimal control lines are preferred.
DG470EQ-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 6Ohm
- Channel-to-Channel Matching (ΔRon):
- 120mOhm
- Voltage - Supply, Single (V+):
- 12V ~ 36V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 15V
- Switch Time (Ton, Toff) (Max):
- 166ns, 108ns
- -3db Bandwidth:
- -
- Charge Injection:
- 58pC
- Channel Capacitance (CS(off), CD(off)):
- 37pF, 85pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -63dB @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
DG470EQ-T1-E3 FAQ
1.How can I place an order for DG470EQ-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG470EQ-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG470EQ-T1-E3 reliable?
The price and inventory of DG470EQ-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG470EQ-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG470EQ-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG470EQ-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG470EQ-T1-E3?
DG470EQ-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG470EQ-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG470EQ-T1-E3?
For technical support, including DG470EQ-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG470EQ-T1-E3 requirements.
6.How does Aetrix verify that DG470EQ-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG470EQ-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG470EQ-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG470EQ-T1-E3?
All DG470EQ-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG470EQ-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG470EQ-T1-E3 part is unused and in its original packaging.
Return procedure for DG470EQ-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG470EQ-T1-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
