Analog Devices Inc./Maxim Integrated DG507ACJ+
- Part No.:
- DG507ACJ+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
DG507ACJ+.pdf
- Description:
- IC MUX DUAL 8:1 450OHM 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG507ACJ+ from Maxim Integrated is a monolithic CMOS differential 8-channel (2-of-16) analog multiplexer with break-before-make switching, ±4.5V to ±18V dual-supply operation, 270Ω typical on-resistance at ±15V, and TTL/CMOS-compatible logic inputs. It routes bidirectional analog signals in precision data acquisition and signal routing systems requiring low leakage and symmetrical channel performance.
For engineers reviewing the DG507ACJ+ datasheet, DG507ACJ+ pinout, DG507ACJ+ application, or DG507ACJ+ equivalent, key selection criteria include its differential 8-channel architecture, guaranteed latch-up immunity with powered-off supplies, 0.6µs typical transition time, and compatibility with legacy IH6216, HI507, and DG507A designs.
Technical Context
The DG507ACJ+ implements a fully differential 2-of-16 switch matrix using monolithic CMOS process technology, supporting symmetrical bidirectional analog signal flow between eight differential pairs (S1a/S1b through S8a/S8b) and two common terminals (Da, Db). Its address decoding uses A0–A2 and A3 inputs to select one of eight differential channels.
Break-before-make timing ensures no transient shorting during channel transitions, with a guaranteed 0.2µs minimum open interval. Enable control (EN) allows global on/off gating independent of address state, while logic inputs tolerate TTL and CMOS voltage levels across the full operating temperature range (0°C to +70°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports rail-to-rail analog signals within dual-supply rails |
| On-Resistance (RDS(ON)) | 270Ω typ - ensures minimal signal attenuation and gain error in precision measurement paths |
| Channel Leakage (ID(OFF)) | ±5nA max at +25°C - preserves signal integrity in high-impedance sensor interfaces |
| Switching Time (ttransition) | 0.6µs typ - enables sub-microsecond channel reconfiguration for fast-scanning systems |
| Supply Voltage Range | ±4.5V to ±18V - accommodates industrial and aerospace power architectures without level-shifting |
| Enable Turn-On Time | 1µs typ - allows rapid system-level power gating without introducing timing uncertainty |
| Off-Isolation (OIRR) | 68dB at 500kHz - suppresses crosstalk between inactive differential channels in dense routing |
Pinout & Package
Package: 28-pin Plastic DIP (0°C to +70°C operating range), RoHS-compliant (indicated by '+' suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | No Connection | Internally unconnected; must remain floating or tied to GND per layout best practice |
| 3 | V+ | Positive supply input; decoupling capacitor required near pin for noise suppression |
| 4–11 | S8b–S1b | Differential output/bidirectional channel b terminals; paired with S1a–S8a for true differential routing |
| 12 | GND | Analog/digital reference ground; separate low-impedance return path recommended |
| 13–14 | No Connection | Internally unconnected; avoid routing critical traces beneath these pins |
| 15–17 | A2, A1, A0 | 3-bit binary address inputs; determine active differential pair (S1a/S1b through S8a/S8b) |
| 18 | EN | Active-high enable; disables all switches when low, overriding address inputs |
| 19–26 | S1a–S8a | Differential output/bidirectional channel a terminals; form matched pairs with S1b–S8b |
| 27 | V- | Negative supply input; requires local decoupling for stable biasing |
| 28 | Da | Common analog terminal for channel a side; connects to selected S1a–S8a when enabled |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed 0.2µs minimum open interval prevents momentary shorts during channel transitions |
| Latch-up proof construction | Immune to destructive latch-up even with input signals present during power-down |
| Symmetrical bidirectional operation | Identical on-resistance and leakage specs for both signal directions support true differential signaling |
| TTL/CMOS-compatible logic inputs | Accepts standard logic thresholds (0.8V/2.4V) without external level shifters |
| Drop-in replacement capability | Pin- and function-compatible with IH6216, HI507, and legacy DG507A variants |
Applications
| Control Systems | Data Acquisition Systems |
|---|---|
Use Scenario: Routing analog feedback signals from multiple sensors to a single ADC in motor control cabinets. IC Role / Device Role / Timing Role: Differential analog multiplexer selecting one of eight isolated current/voltage feedback pairs. Use Value: Enables compact, noise-immune signal routing without external instrumentation amplifiers or relays. | Use Scenario: Scanning thermocouple inputs in environmental monitoring stations with shared cold-junction compensation. IC Role / Device Role / Timing Role: High-precision differential MUX front-end for 24-bit sigma-delta ADCs. Use Value: Maintains <±5nA off-leakage and 68dB off-isolation to preserve microvolt-level thermocouple resolution. |
| Aircraft Heads Up Displays | Signal Routing |
Use Scenario: Switching video sync and analog video signals between redundant display generators in HUD avionics. IC Role / Device Role / Timing Role: Low-distortion analog switch managing differential RGB and timing signals. Use Value: 270Ω on-resistance and symmetrical bidirectional behavior prevent image skew or brightness shifts. | Use Scenario: Reconfiguring test instrument signal paths in automated calibration racks. IC Role / Device Role / Timing Role: General-purpose differential analog routing node controlled via microcontroller GPIO. Use Value: 0.6µs switching time and EN pin allow synchronized channel changes across multi-MUX systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HI507CDW | Same 28-pin SO package; 350Ω typical RDS(ON); -40°C to +85°C temp range | Higher on-resistance increases gain error in precision DC measurements | Select when wider temperature range and surface-mount assembly are prioritized over lowest on-resistance |
| DG507ACWI+ | Same electrical specs; 28-pin wide SO package; RoHS-compliant | Requires PCB redesign for SO vs. DIP footprint; better thermal performance | Select for new designs needing improved power dissipation and automated assembly compatibility |
Compared with HI507CDW and DG507ACWI+, the DG507ACJ+ offers the lowest on-resistance (270Ω) in a through-hole DIP package ideal for prototyping and legacy board upgrades, while maintaining identical pinout and functional behavior with industry-standard alternatives.
Availability
DG507ACJ+ is available at Aetrix Electronics and suitable for control systems, data acquisition systems, and aircraft heads up displays requiring stable component supply, long-term obsolescence management, and drop-in compatibility with legacy designs.
Supply support for DG507ACJ+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications applications.
The DG507ACJ+ belongs to Maxim's monolithic CMOS analog multiplexer product line, engineered for high-reliability signal routing in environments where latch-up immunity, wide supply range, and differential channel matching are critical.
FAQ
What is the maximum analog signal voltage range supported by the DG507ACJ+?
The DG507ACJ+ supports an analog signal range of ±15V when operated with ±15V supplies. This range is defined by the device's absolute maximum ratings and remains valid across its full 0°C to +70°C operating temperature range. Signals beyond ±15V risk clamping by internal diodes and must be limited to stay within the specified drain-to-source voltage limits.
Does the DG507ACJ+ require external pull-up or pull-down resistors on its address inputs?
No, the DG507ACJ+ does not require external pull-up or pull-down resistors on A0–A2 or A3 inputs. Its TTL- and CMOS-compatible logic inputs have defined thresholds (0.8V low, 2.4V high) and sufficient input impedance to interface directly with microcontroller GPIO or FPGA outputs. Internal design ensures stable logic states without external biasing under normal operating conditions.
How does the break-before-make feature of the DG507ACJ+ protect downstream circuitry?
Break-before-make operation in the DG507ACJ+ guarantees a minimum 0.2µs open interval between deactivation of one differential channel and activation of the next. This prevents momentary short-circuits between analog sources - critical when routing signals from isolated sensors or mismatched impedance nodes - thereby eliminating transient current surges that could damage sensitive ADC inputs or induce measurement errors.
Can the DG507ACJ+ be used with single-supply configurations?
No, the DG507ACJ+ is designed exclusively for dual-supply operation (±4.5V to ±18V). Its internal CMOS switch architecture requires symmetric positive and negative rails to maintain linear analog conduction and specified on-resistance. Single-supply use violates absolute maximum ratings and results in undefined switching behavior, increased distortion, and potential device damage.
Is the DG507ACJ+ pin-compatible with the original Intersil IH6216?
Yes, the DG507ACJ+ is explicitly documented as a drop-in replacement for the Intersil IH6216. Both devices share identical 28-pin DIP pinouts, address decoding (A0–A2), enable logic polarity, and differential channel labeling (S1a/S1b through S8a/S8b). No PCB modifications are required when substituting DG507ACJ+ for IH6216 in existing designs.
DG507ACJ+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 450Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 18V
- Switch Time (Ton, Toff) (Max):
- 1µs, 400ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 6pF, 45pF
- Current - Leakage (IS(off)) (Max):
- 5nA
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
DG507ACJ+ FAQ
1.How can I place an order for DG507ACJ+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG507ACJ+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG507ACJ+ reliable?
The price and inventory of DG507ACJ+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG507ACJ+ is usually 5 days.
3.What payment methods are accepted for DG507ACJ+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG507ACJ+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG507ACJ+?
DG507ACJ+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG507ACJ+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG507ACJ+?
For technical support, including DG507ACJ+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG507ACJ+ requirements.
6.How does Aetrix verify that DG507ACJ+ is sourced from the original manufacturer or authorized distributors?
All DG507ACJ+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG507ACJ+ meets industry standards.
7.What is the process for return or replacement of DG507ACJ+?
All DG507ACJ+ units undergo pre-shipment inspection (PSI). If there is an issue with DG507ACJ+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG507ACJ+ part is unused and in its original packaging.
Return procedure for DG507ACJ+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG507ACJ+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

