Analog Devices Inc./Maxim Integrated DG529CWN+T
- Part No.:
- DG529CWN+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 18-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DG529CWN+T.pdf
- Description:
- IC SWITCH SP4T X 2 450OHM 18SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG529CWN+T from Maxim Integrated is a differential 2-of-8 CMOS analog multiplexer with on-board address latches, break-before-make switching, ±4.5V to ±20V dual-supply operation (or +5V to +30V single supply), rDS(ON) < 400Ω typical, and TTL/CMOS-compatible digital inputs - used in precision data-acquisition systems requiring channel isolation and microprocessor-bus interfacing.
For engineers reviewing the DG529CWN+T datasheet, DG529CWN+T pinout, DG529CWN+T application, or DG529CWN+T equivalent, key selection criteria include its differential input architecture, latch-controlled channel selection, guaranteed break-before-make timing (tOPEN = 0.2 µs), and compatibility with legacy DG529/ADG529 designs in wide-SO-18 packaging.
Technical Context
The DG529CWN+T implements a differential 2-of-8 switching matrix using parallel N- and P-channel MOSFET structures per channel, with integrated level-shifted translators for A0/A1/EN/WR/RS inputs and a 4-bit-wide latch enabling transparent or latched operation modes. Its internal decode logic supports three distinct functional states: transparent (WR low, RS high), latched (WR high), and reset (RS low).
It operates across ±4.5V to ±20V dual supplies or +5V to +30V single supply, with analog signal range spanning –15V to +15V under ±15V conditions, and maintains break-before-make interval (tOPEN = 0.2 µs) and charge injection (Q = 4 pC) independent of supply voltage within rated ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V under ±15V supplies - supports full-rail bipolar signal routing without clipping |
| rDS(ON) | <400Ω typical - ensures low insertion loss and minimal gain error in precision signal paths |
| Break-Before-Make Interval | 0.2 µs - prevents momentary shorting between differential input pairs during channel transitions |
| Charge Injection | 4 pC - limits voltage glitch at output due to switching transients in sampled-data systems |
| Logic Input Compatibility | TTL and CMOS - interfaces directly with 5V microcontrollers and FPGAs without level-shifting |
| Supply Range | ±4.5V to ±20V dual or +5V to +30V single - enables flexible power architecture in mixed-signal industrial systems |
| Enable Turn-On Time | 1.0–1.5 µs - defines minimum channel activation latency in time-critical acquisition sequences |
Pinout & Package
Package: 18-pin Wide SO (SOIC-Wide), 0.300-inch body width, RoHS-compliant, surface-mountable with standard reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RS) | Reset Strobe Input | Active-low signal that clears all latches and disables all channels simultaneously |
| 2 (A1) | Address Bit 1 | Binary address input selecting one of four differential channel pairs (S1A/S1B through S4A/S4B) |
| 3 (GND) | Analog/Digital Ground | Common reference for analog signals and digital control logic; must be low-impedance |
| 4 (V+) | Positive Supply Rail | Connects to +4.5V to +20V (dual) or +5V to +30V (single); powers analog switch core |
| 5 (S1B) | Differential Channel 1, Negative Input | Paired with S1A to form first differential input path; routed to DA/DB outputs when selected |
| 6 (S2B) | Differential Channel 2, Negative Input | Second differential pair; shares same enable and address logic as S1B–S4B |
| 7 (S3B) | Differential Channel 3, Negative Input | Third differential pair; supports simultaneous routing of two independent analog signals |
| 8 (S4B) | Differential Channel 4, Negative Input | Fourth differential pair; completes 2-of-8 selection matrix for balanced signal handling |
| 9 (DB) | Differential Output, Negative | Negative output terminal for selected differential channel pair; complements DA |
| 10 (WR) | Write Strobe Input | Active-low latch strobe: captures current A0/A1 state to hold channel selection indefinitely |
| 11 (A0) | Address Bit 0 | LSB of 2-bit binary address; combined with A1 determines active differential channel pair |
| 12 (EN) | Enable Input | Active-high global enable: disables all switches when low, overriding address and latch state |
| 13 (V-) | Negative Supply Rail | Connects to –4.5V to –20V (dual); required for negative analog signal support |
| 14 (S1A) | Differential Channel 1, Positive Input | Positive leg of first differential pair; routed to DA when S1A/S1B selected |
| 15 (S2A) | Differential Channel 2, Positive Input | Positive leg of second differential pair; enables true differential multiplexing capability |
| 16 (S3A) | Differential Channel 3, Positive Input | Positive leg of third differential pair; critical for noise-rejecting sensor interface designs |
| 17 (S4A) | Differential Channel 4, Positive Input | Positive leg of fourth differential pair; completes full 4× differential channel set |
| 18 (DA) | Differential Output, Positive | Positive output terminal for selected differential channel pair; paired with DB for balanced output |
Key Features
| Feature | Design Value |
|---|---|
| On-board address latches | Eliminates need for external address hold registers, reducing PCB area and timing complexity in µP-controlled systems |
| Break-before-make switching | Guarantees 0.2 µs minimum open interval between channel disconnect and reconnect - prevents signal shorting in sensitive analog paths |
| Differential 2-of-8 architecture | Routes two independent analog signals simultaneously via matched positive/negative paths - essential for noise-immune sensor and instrumentation applications |
| Microprocessor-bus compatible interface | Supports direct connection to 8051, Z80, and ARM-based controllers via WR, RS, EN, and address lines without glue logic |
| Pin and electrically compatible with ADG529 | Enables drop-in replacement in existing designs using Analog Devices' ADG529, simplifying component obsolescence mitigation |
| Low rDS(ON) variation (∆rDS(ON) ≤ 6%) | Ensures consistent channel-to-channel gain matching (<0.25% error) in multi-channel measurement systems |
Applications
| High-Precision Data Acquisition | Avionics Signal Routing |
|---|---|
Use Scenario: Multiplexing multiple RTD or thermocouple inputs into a single 24-bit sigma-delta ADC in an industrial PLC rack. IC Role / Device Role / Timing Role: Differential 2-of-8 analog switch providing matched-path routing of sensor signals while rejecting common-mode noise from motor drives and switching power supplies. Use Value: Enables 0.005% THD+N performance by maintaining channel-to-channel rDS(ON) matching (≤6%) and minimizing charge injection (4 pC) during scanning. |
Use Scenario: Selecting between redundant inertial measurement unit (IMU) outputs in a flight control computer with strict fault-isolation requirements. IC Role / Device Role / Timing Role: Latch-controlled differential multiplexer ensuring deterministic channel selection and break-before-make isolation between primary and backup sensor buses. Use Value: Guarantees no transient shorting (tOPEN = 0.2 µs) during failover, preventing cross-contamination of safety-critical navigation data streams. |
| Automated Test Equipment (ATE) | Communications Baseband Conditioning |
Use Scenario: Routing DUT analog stimulus and response signals through calibration paths in a PXI-based semiconductor tester. IC Role / Device Role / Timing Role: Microprocessor-latched multiplexer synchronizing channel selection with test pattern generator clocks via WR/RS strobes. Use Value: Achieves sub-microsecond timing alignment (tDW = 120 ns, tWD = 10 ns) between digital control and analog switching for precise parametric measurements. |
Use Scenario: Switching between I/Q baseband filter banks in a software-defined radio front-end supporting multiple modulation standards. IC Role / Device Role / Timing Role: Differential analog switch handling complementary I+ and I−, Q+ and Q− paths with matched impedance and phase response. Use Value: Maintains <0.1° inter-channel phase skew across 0–10 MHz due to symmetrical layout and matched rDS(ON) (≤400Ω), preserving EVM in LTE/WiFi transmissions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG529BRZ | Pin-compatible 18-lead SOIC package; identical pinout and logic behavior; rDS(ON) = 450Ω max (vs. 400Ω typ for DG529CWN+T) | Same differential 2-of-8 function; slightly higher on-resistance increases gain error in precision gain stages | Select ADG529BRZ when sourcing from Analog Devices' qualified supply chain or for dual-sourcing flexibility |
| MAX4617ESA+ | Single-supply only (+2.7V to +12V); 8-channel single-ended (not differential); no on-board latches; smaller 8-pin SO package | Lacks differential routing and latch capability - suitable only for low-voltage, non-critical signal routing where space is constrained | Choose MAX4617ESA+ only for cost-sensitive, single-ended applications below 12V with no requirement for break-before-make or µP bus interfacing |
Compared with DG529CWN+T, ADG529BRZ offers identical functionality and pinout but trades 50Ω higher rDS(ON) for broader temperature qualification (–40°C to +85°C vs. 0°C to +70°C), while MAX4617ESA+ sacrifices differential operation, latching, and supply flexibility to achieve ultra-compact size and lower cost in non-precision roles.
Availability
DG529CWN+T is available at Aetrix Electronics and suitable for high-reliability data-acquisition systems, avionics signal routing, and automated test equipment requiring stable component supply across extended production lifecycles.
Supply support for DG529CWN+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog and mixed-signal ICs for industrial, communications, and computing markets.
The DG529CWN+T belongs to Maxim's legacy precision analog switch family, designed specifically for microprocessor-controlled, high-fidelity signal routing in environments demanding low distortion, channel matching, and robust digital interfacing.
FAQ
What is the operating temperature range for the DG529CWN+T?
The DG529CWN+T is specified for commercial-grade operation from 0°C to +70°C. This range is confirmed in the Ordering Information table, where "DG529C" suffix denotes the 0°C to +70°C grade. It is not rated for extended industrial (–40°C to +85°C) or military (–55°C to +125°C) temperatures unless marked with 'D', 'E', or 'A' suffixes.
Does the DG529CWN+T support single-supply operation?
Yes, the DG529CWN+T supports single-supply operation from +5V to +30V. When using a single supply, V– must be connected to ground, and the analog input range becomes 0V to V+. For example, with +15V supply, it switches signals from 0V to +15V. The device retains break-before-make timing and logic compatibility under single-supply conditions.
How does the WR (Write) pin function in the DG529CWN+T?
The WR pin is an active-low write strobe that latches the current state of A0 and A1 address inputs. When WR transitions from low to high, the addressed differential channel pair is held indefinitely until WR goes low again or RS is asserted. In transparent mode (WR low), the DG529CWN+T behaves like a non-latching multiplexer, passing through address changes in real time.
Is the DG529CWN+T pin-compatible with the ADG529 series?
Yes, the DG529CWN+T is explicitly stated in the datasheet to be pin and electrically compatible with the ADG529. Both devices share identical 18-pin Wide SO pinout, logic thresholds, timing parameters, and functional behavior - enabling direct substitution in existing ADG529-based designs without PCB or firmware changes.
What is the maximum analog signal voltage the DG529CWN+T can handle?
The DG529CWN+T supports analog signals from V– to V+, with absolute maximum ratings of ±44V on V+ and ±25V on GND referenced to V–. Under standard ±15V supplies, the usable analog range is –15V to +15V. Exceeding V+ or falling below V– risks permanent damage; signals must remain within the supply rails for reliable operation.
DG529CWN+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 450Ohm
- Channel-to-Channel Matching (ΔRon):
- 27Ohm
- Voltage - Supply, Single (V+):
- 5V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 1.5µs, 1.5µs
- -3db Bandwidth:
- -
- Charge Injection:
- 4pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 25pF
- Current - Leakage (IS(off)) (Max):
- 5nA
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-SOIC
DG529CWN+T FAQ
1.How can I place an order for DG529CWN+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG529CWN+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG529CWN+T reliable?
The price and inventory of DG529CWN+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG529CWN+T is usually 5 days.
3.What payment methods are accepted for DG529CWN+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG529CWN+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG529CWN+T?
DG529CWN+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG529CWN+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG529CWN+T?
For technical support, including DG529CWN+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG529CWN+T requirements.
6.How does Aetrix verify that DG529CWN+T is sourced from the original manufacturer or authorized distributors?
All DG529CWN+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG529CWN+T meets industry standards.
7.What is the process for return or replacement of DG529CWN+T?
All DG529CWN+T units undergo pre-shipment inspection (PSI). If there is an issue with DG529CWN+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG529CWN+T part is unused and in its original packaging.
Return procedure for DG529CWN+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG529CWN+T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

