My Inquiry
My Account
Vishay Siliconix DG613DJ-E3
- Part No.:
- DG613DJ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DG613DJ-E3.pdf
- Description:
- IC SWITCH SPST X 4 45OHM 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG613DJ-E3 from Vishay Siliconix is a high-speed, low-glitch quad analog switch IC with two normally open (NO) and two normally closed (NC) SPST switches in a 16-pin plastic DIP package. It features 12 ns turn-on time, 18 Ω on-resistance, ±2 pC charge injection, 500 MHz bandwidth, and operates from ±10 V analog supplies with 5 V CMOS logic compatibility - used in pixel-rate video switching and GaAs FET drivers.
For engineers reviewing the DG613DJ-E3 datasheet, DG613DJ-E3 pinout, DG613DJ-E3 application, or DG613DJ-E3 equivalent, key selection criteria include verified dual-logic-mode switching behavior (SW1/SW4 vs. SW2/SW3), guaranteed 500 MHz small-signal bandwidth, low 12 ns tON at 3 pF load, and validated ±2 pC charge injection for fast sample-and-hold accuracy.
Technical Context
The DG613DJ-E3 implements four independent SPST analog switches using Vishay's proprietary D/CMOS process, integrating n-channel DMOS FETs with low-power CMOS control logic and on-chip level translators. Its dual-switching logic enables simultaneous ON/OFF pairing across SW1/SW4 and SW2/SW3 channels.
It supports bipolar analog operation from V− = −10 V to V+ = 21 V, with analog signal range specified as V− to (V+) − 5 V under recommended conditions. Logic interface uses VL-referenced CMOS thresholds (VIH ≥ 4 V, VIL ≤ 1 V), and internal epitaxial isolation prevents latch-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| tON | 12 ns - enables sub-83 MHz digital control timing for pixel-rate video switching |
| RDS(on) | 18 Ω typical - ensures <0.1 dB insertion loss at 75 Ω video impedance |
| Charge injection | ±2 pC - limits step error to <2 mV in 1 nF hold capacitor applications |
| Bandwidth | 500 MHz - supports full NTSC/PAL composite video and SDI baseband signals |
| OIRR | 74 dB at 5 MHz - provides >100:1 off-isolation for synchronous demodulator channel separation |
| VANALOG | −10 V to +16 V - allows rail-to-rail analog switching with ±5 V or +12 V/−3 V supplies |
| IIN | ±1 µA max - eliminates need for external logic buffer in microcontroller-driven DAC deglitching |
Pinout & Package
Package: 16-pin plastic DIP (JEDEC MS-012), 0.300″ wide, 0.100″ lead pitch, RoHS-compliant terminations (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 15, 16 | IN1–IN4 | Digital control inputs; IN1/IN4 drive SW1/SW4 (NO), IN2/IN3 drive SW2/SW3 (NC) |
| 3, 4, 13, 14 | D1–D4 | Drain terminals - analog outputs of SPST switches, bidirectional conduction when ON |
| 5, 6, 11, 12 | S1–S4 | Source terminals - analog inputs to SPST switches, referenced to V−/V+ rails |
| 7 | V− | Negative supply rail - supports −10 V minimum, critical for GaAs FET driver biasing |
| 8 | V+ | Positive supply rail - up to +21 V, sets upper analog voltage limit |
| 9 | GND | Digital ground reference - separate from analog return; decoupling required near VL pin |
| 10 | VL | Logic supply input - accepts 4 V to V+; defines VIH/VIL thresholds for CMOS compatibility |
Key Features
| Feature | Design Value |
|---|---|
| Dual-logic SPST configuration | SW1/SW4 activate on logic HIGH; SW2/SW3 activate on logic LOW - enables DPDT emulation without external inverters |
| Low-glitch architecture | Guaranteed ±2 pC charge injection and 12 ns tON/8 ns tOFF minimize transient energy in DAC deglitching paths |
| Bipolar analog capability | Supports V− = −10 V and V+ = +21 V simultaneously - essential for ±5 V video sync and RF bias applications |
| Latch-up immunity | Epitaxial layer isolation prevents destructive latch-up under overvoltage transients up to ±21 V |
| 500 MHz small-signal bandwidth | Validated at RL = 50 Ω - preserves rise/fall integrity in 75 Ω pixel-rate video routing |
Applications
| Fast Sample-and-Hold Circuits | Pixel-Rate Video Switching |
|---|---|
Use Scenario: High-speed data acquisition systems requiring sub-10 ns aperture uncertainty and minimal droop between sampling intervals. IC Role / Device Role / Timing Role: Analog switch controlling hold capacitor connection; DG613DJ-E3's ±2 pC charge injection and 12 ns tON directly determine acquisition fidelity. Use Value: Enables 12-bit+ resolution sampling at >10 MSPS by limiting step error to <2 mV and settling time to <35 ns. | Use Scenario: Overlaying text or graphics onto live video streams in broadcast equipment or medical imaging displays. IC Role / Device Role / Timing Role: Quad SPST switch routing background and title video sources; DG613DJ-E3's 500 MHz bandwidth preserves 1080i edge integrity. Use Value: Eliminates halos and ghosting via glitch-free switching synchronized to horizontal blanking intervals. |
| GaAs FET RF Drivers | Satellite Receiver Signal Routing |
Use Scenario: Phased array radar modules requiring rapid, low-power switching of GaAs FET gate bias between 0 V (ON) and −8 V (OFF). IC Role / Device Role / Timing Role: Dual-polarity switch providing precise gate voltage control; DG613DJ-E3's V− = −10 V rating supports −8 V OFF-state bias. Use Value: Reduces driver power consumption by >90% versus discrete transistor solutions while maintaining <20 ns switching transitions. | Use Scenario: L-band satellite receivers selecting between multiple LNBF outputs or IF signal paths in set-top boxes. IC Role / Device Role / Timing Role: Low-capacitance analog multiplexer routing 950–2150 MHz IF signals; DG613DJ-E3's 2 pF CS(off) minimizes path loss. Use Value: Maintains >40 dB image rejection and <0.5 dB insertion loss across full IF band without external matching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4613CPE+ | Higher RDS(on) (35 Ω typ), slower tON (25 ns), no bipolar V− support (V− = GND only) | Unsuitable for GaAs FET drivers or negative-biased sample-and-hold; limited to unipolar 0–5 V video routing | Select only if system uses single-supply 5 V logic and analog, and bandwidth <200 MHz suffices. |
| ADG1414BRUZ | Lower charge injection (0.6 pC), higher bandwidth (800 MHz), but requires 12 V logic supply for full performance | Superior for precision instrumentation, but incompatible with 5 V CMOS microcontrollers without level-shifting | Prefer when ultra-low glitch and >500 MHz bandwidth are mandatory, and logic supply flexibility exists. |
Compared with MAX4613CPE+ and ADG1414BRUZ, the DG613DJ-E3 uniquely balances bipolar analog operation, 5 V CMOS compatibility, and 500 MHz bandwidth - making it optimal for mixed-signal video and RF bias switching where supply constraints and glitch sensitivity coexist.
Availability
DG613DJ-E3 is available at Aetrix Electronics and suitable for pixel-rate video switching, GaAs FET driver circuits, and fast sample-and-hold systems requiring stable component supply across industrial temperature ranges (−40 °C to +85 °C).
Supply support for DG613DJ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and precision analog switches - known for high-reliability, process-controlled components.
The DG613DJ-E3 belongs to Vishay's high-speed D/CMOS analog switch family, designed specifically for applications demanding low glitch, fast settling, and robust bipolar signal handling in video, test equipment, and RF infrastructure.
FAQ
What is the maximum analog signal voltage range supported by the DG613DJ-E3?
The DG613DJ-E3 supports an analog signal range from V− to (V+) − 5 V under recommended operating conditions. With V− = −10 V and V+ = +15 V, this yields −10 V to +10 V. Absolute maximum ratings allow V− to V+ up to 21 V, but sustained operation beyond the recommended range risks increased leakage and reduced reliability. The DG613DJ-E3 must be biased within its specified V+ (5–21 V) and V− (−10 to 0 V) limits to maintain 18 Ω RDS(on) and ±2 pC charge injection.
Does the DG613DJ-E3 require external pull-up or pull-down resistors on its INx pins?
No, the DG613DJ-E3 does not require external pull-up or pull-down resistors on IN1–IN4. Its CMOS-compatible inputs draw only ±1 µA max over temperature, and logic thresholds are internally defined (VIH ≥ 4 V, VIL ≤ 1 V) relative to VL. Direct connection to 5 V microcontroller GPIOs or FPGA outputs is fully supported. The DG613DJ-E3 maintains valid logic states without external biasing, simplifying PCB layout in space-constrained video routing designs.
Can the DG613DJ-E3 be used in a DPDT configuration?
Yes, the DG613DJ-E3 can be configured as a single-pole double-throw (SPDT) or double-pole double-throw (DPDT) switch using its two NO and two NC switches. By tying IN1 and IN4 together (driving SW1/SW4), and IN2 and IN3 together (driving SW2/SW3), complementary logic control achieves true DPDT behavior - one path closes while the other opens. This functionality is explicitly documented in the DG613 truth table and functional diagram, and requires no additional components. The DG613DJ-E3 thus replaces discrete relay or dual-SOIC solutions in compact RF and video routing.
What is the thermal derating specification for the DG613DJ-E3 in plastic DIP package?
The DG613DJ-E3 in 16-pin plastic DIP has a power dissipation limit of 470 mW at +75 °C ambient, with linear derating of 6 mW/°C above that temperature. At +105 °C ambient, usable power drops to 300 mW. This derating applies to total device dissipation - including I²R losses in RDS(on), supply currents (I+, I−, IL, IGND), and dynamic switching energy. The DG613DJ-E3's low quiescent power (1.2 nW) means thermal limits are typically governed by analog current flow, not logic supply draw.
Is the DG613DJ-E3 pin-compatible with the DG611DJ-E3 or DG612DJ-E3?
No, the DG613DJ-E3 is not pin-compatible with DG611DJ-E3 or DG612DJ-E3. Although all three share the same 16-pin DIP outline, their pin functions differ significantly: DG611/DG612 implement four identical SPST switches with uniform logic polarity, while DG613 assigns IN1/IN4 to SW1/SW4 (NO) and IN2/IN3 to SW2/SW3 (NC), with complementary truth table behavior. Swapping packages without redesigning control logic and analog routing will cause incorrect switching behavior. The DG613DJ-E3 requires dedicated layout and firmware mapping distinct from DG611DJ-E3 or DG612DJ-E3.
DG613DJ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 2Ohm
- Voltage - Supply, Single (V+):
- 10V ~ 18V
- Voltage - Supply, Dual (V±):
- ±10V ~ 15V
- Switch Time (Ton, Toff) (Max):
- 35ns, 25ns
- -3db Bandwidth:
- 500MHz
- Charge Injection:
- 4pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 2pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -87dB @ 10MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DG613DJ-E3 FAQ
1.How can I place an order for DG613DJ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG613DJ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG613DJ-E3 reliable?
The price and inventory of DG613DJ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG613DJ-E3 is usually 5 days.
3.What payment methods are accepted for DG613DJ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG613DJ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG613DJ-E3?
DG613DJ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG613DJ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG613DJ-E3?
For technical support, including DG613DJ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG613DJ-E3 requirements.
6.How does Aetrix verify that DG613DJ-E3 is sourced from the original manufacturer or authorized distributors?
All DG613DJ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG613DJ-E3 meets industry standards.
7.What is the process for return or replacement of DG613DJ-E3?
All DG613DJ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG613DJ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG613DJ-E3 part is unused and in its original packaging.
Return procedure for DG613DJ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG613DJ-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
