Vishay Siliconix DG613EEY-T1-GE4
- Part No.:
- DG613EEY-T1-GE4
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG613EEY-T1-GE4.pdf
- Description:
- IC SW SPST-NO/NCX4 115OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,171
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG613EEY-T1-GE4 from Vishay Siliconix is a quad SPST analog switch with mixed configuration (2 normally open, 2 normally closed), designed for precision signal routing in high-speed, low-distortion applications. It operates from 3 V to 16 V single supply or ±3 V to ±8 V dual supplies, delivers 1.4 pC charge injection, 3 pF off-capacitance, 1 GHz bandwidth, and supports rail-to-rail analog signal handling across –40 °C to +125 °C.
For engineers reviewing the DG613EEY-T1-GE4 datasheet, DG613EEY-T1-GE4 pinout, DG613EEY-T1-GE4 application, or DG613EEY-T1-GE4 equivalent, key selection criteria include guaranteed 2 V logic-high compatibility at +5 V/±5 V, break-before-make timing (15 ns typ. at ±5 V), leakage < 0.25 nA at 85 °C, and SOIC-16 package compatibility with industrial instrumentation and automated test equipment layouts.
Technical Context
The DG613EEY-T1-GE4 implements complementary MOSFET switch pairs per channel, enabling bidirectional conduction and rail-to-rail analog voltage handling up to the supply rails. Its control logic accepts CMOS/TTL-compatible inputs with guaranteed 1.4 V high-level threshold at +3 V supply and 2 V at +5 V/±5 V.
It features integrated charge-injection cancellation architecture and low on-resistance flatness (20 Ω max at ±5 V), ensuring minimal signal distortion in sample-and-hold and multiplexed data acquisition systems. Break-before-make timing is explicitly specified only for DG613E variants, confirming intentional channel isolation during state transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Configuration | Quad SPST with 2 NO + 2 NC channels - enables simultaneous signal path selection and fail-safe routing in redundant or differential architectures. |
| Supply Range | 3 V to 16 V single or ±3 V to ±8 V dual - supports legacy 5 V, modern 3.3 V, and bipolar ±5 V systems without level-shifting. |
| Charge Injection | 1.4 pC typical - minimizes voltage glitch in sample-and-hold circuits, enabling < 1 LSB error in 16-bit+ ADC front-ends. |
| Bandwidth | 1 GHz (–3 dB) - preserves signal integrity for high-speed communications up to 500 Mbps NRZ or wideband IF routing. |
| Off Isolation | –59 dB at 10 MHz - suppresses crosstalk between inactive and active channels in dense multi-channel instrumentation. |
| Leakage Current | < 0.25 nA max at 85 °C - ensures stable DC bias in high-impedance sensor interfaces and medical electrode monitoring paths. |
| Turn-on/Off Time | 23 ns / 14 ns typical (±5 V) - enables sub-20 ns switching windows for time-critical TDR or ATE stimulus sequencing. |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012, 10.0 mm × 4.0 mm × 1.5 mm). Pin 1 marked via notch or bevel; standard SOIC footprint compatible with IPC-7351B SOIC16_N.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 | Digital control input | Active-high logic inputs driving respective switches; 2 V min high-level threshold at ±5 V ensures robust noise margin. |
| S1–S4 | Source terminal | Analog input node per switch; bidirectional - may serve as input or output depending on system topology. |
| D1–D4 | Drain terminal | Analog output node per switch; matched to Sx terminals for symmetrical RDS(on) and capacitance. |
| V+ | Positive supply | Accepts up to +16 V; powers internal level shifters and switch driver stages for full rail-to-rail operation. |
| V− | Negative supply | Required for dual-supply mode; supports down to –8 V; enables true bipolar analog signal handling. |
| GND | Ground reference | Logic ground return; separate from analog ground in mixed-signal designs to minimize digital coupling. |
| NC | No-connect | Internally unconnected pin; must remain floating - no external tie or bypassing permitted. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog signal range | Full swing from V− to V+ - eliminates clipping in ±5 V op-amp signal chains and audio line drivers. |
| Low on-resistance match | 2.5 Ω max ΔRDS(on) - ensures amplitude consistency across channels in multi-path calibration or averaging systems. |
| Break-before-make timing | 15 ns typical (DG613E only) - prevents momentary short-circuit between NO and NC paths during transition. |
| 1 GHz bandwidth | Preserves rise/fall times < 350 ps - suitable for USB 2.0, LVDS, and high-frequency sensor excitation signals. |
| –74 dB crosstalk at 10 MHz | Isolates adjacent channels in multi-channel DAQ - critical for simultaneous sampling without inter-channel interference. |
Applications
| Medical Instrumentation | Precision Data Acquisition |
|---|---|
|
Use Scenario: Multiplexing ECG electrode inputs into a 24-bit delta-sigma ADC while maintaining baseline stability and low noise floor. IC Role / Device Role: Quad SPST switch routing biopotential signals with 2 NO/2 NC configuration enabling lead-off detection and reference switching. Use Value: 1.4 pC charge injection and < 0.25 nA leakage prevent baseline drift and ensure accurate DC-coupled measurement over extended periods. |
Use Scenario: Channel selection in a 16-channel, 1 MSps industrial data logger with simultaneous sampling capability. IC Role / Device Role: Signal path selector preceding programmable gain amplifiers and anti-alias filters in each channel. Use Value: 1 GHz bandwidth and 23 ns tON support fast settling after multiplexing, minimizing dead time between samples. |
| Automated Test Equipment | High-Speed Communications |
|
Use Scenario: Reconfigurable stimulus routing in PXI-based ATE for semiconductor parametric testing under varying supply conditions. IC Role / Device Role: Precision analog switch enabling flexible connection of DUT power, bias, and measurement nodes. Use Value: Dual-supply operation (±5 V) and rail-to-rail signal handling allow seamless integration with both digital and analog test resources. |
Use Scenario: Selecting between multiple RF front-end paths (e.g., diversity antenna inputs) in a broadband wireless transceiver. IC Role / Device Role: Low-distortion analog switch providing path isolation and impedance-matched signal routing. Use Value: –59 dB off-isolation and –74 dB crosstalk at 10 MHz suppress inter-path interference in multi-antenna MIMO systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single-supply only (2.7 V to 12 V); 3.5 Ω RDS(on) typ.; 300 MHz bandwidth; no dual-supply support. | Limited to unipolar systems; unsuitable for ±5 V instrumentation requiring true bipolar signal handling. | Select when cost-sensitive, single-rail designs dominate and bandwidth ≤ 300 MHz suffices. |
| ADG1412BRUZ | 4-channel, 1.5 Ω RDS(on) typ., 1.2 GHz bandwidth, but requires ≥ 4.5 V supply; no 3 V operation guarantee. | Higher drive strength and bandwidth, but incompatible with 3 V microcontroller logic interface without level shift. | Prefer for high-precision, high-speed applications where supply headroom ≥ 4.5 V is available and 3 V operation is not required. |
Compared with MAX4617ESE+ and ADG1412BRUZ, DG613EEY-T1-GE4 uniquely balances 3 V compatibility, dual-supply flexibility, sub-pC charge injection, and SOIC-16 manufacturability - making it optimal for space-constrained, wide-temperature industrial and medical platforms requiring mixed-voltage interoperability.
Availability
DG613EEY-T1-GE4 is available at Aetrix Electronics and suitable for precision instrumentation, automated test equipment, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG613EEY-T1-GE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistive solutions for demanding industrial and automotive environments.
The DG613E series was engineered specifically for high-fidelity analog signal routing in instrumentation-grade systems, emphasizing ultra-low charge injection, wide supply flexibility, and guaranteed performance from –40 °C to +125 °C.
FAQ
What is the maximum operating temperature range for DG613EEY-T1-GE4?
DG613EEY-T1-GE4 is fully specified from –40 °C to +125 °C, with all key parameters-including on-resistance, leakage current, and switching times-guaranteed across this extended industrial temperature range. This makes DG613EEY-T1-GE4 suitable for under-hood automotive sensors, downhole oilfield tools, and high-ambient medical imaging equipment where thermal resilience is critical.
Does DG613EEY-T1-GE4 support dual-supply operation, and what are the limits?
Yes, DG613EEY-T1-GE4 supports dual-supply operation from ±3 V to ±8 V. The absolute maximum rating allows V+ to V− differential up to +18 V, but functional dual-supply operation is validated from ±3 V to ±8 V. At ±5 V, it achieves 72 Ω typical RDS(on), 1.4 pC charge injection, and 1 GHz bandwidth - confirming robust bipolar analog signal routing capability in DG613EEY-T1-GE4.
How does the mixed NO/NC configuration of DG613EEY-T1-GE4 benefit system design?
The DG613EEY-T1-GE4 integrates two normally open (NO) and two normally closed (NC) SPST switches in one SOIC-16 package. This enables fail-safe signal routing - e.g., defaulting critical sensor paths to NC channels during power loss - and simplifies redundancy schemes in medical monitors or safety-critical PLC I/O modules without requiring external pull-up/down components.
What is the logic voltage compatibility of DG613EEY-T1-GE4 control inputs?
DG613EEY-T1-GE4 control inputs are CMOS/TTL-compatible with guaranteed thresholds: 1.4 V minimum for logic high at +3 V supply, and 2 V minimum at +5 V or ±5 V supplies. Input currents remain below ±0.1 μA across temperature, ensuring direct interfacing with microcontrollers, FPGAs, and ASICs without external buffering - a verified design feature of DG613EEY-T1-GE4.
Is DG613EEY-T1-GE4 pin-compatible with earlier DG613 variants like DG613EY?
Yes, DG613EEY-T1-GE4 uses the same 16-pin narrow SOIC package (JEDEC MS-012) and identical pinout as legacy DG613EY devices. All signal, supply, and ground pins align exactly - enabling drop-in replacement in existing PCBs while delivering improved specs including lower charge injection (1.4 pC vs. older 2.5 pC), tighter leakage control, and extended +125 °C operation in DG613EEY-T1-GE4.
DG613EEY-T1-GE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 115Ohm
- Channel-to-Channel Matching (ΔRon):
- 2.5Ohm
- Voltage - Supply, Single (V+):
- 3V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 5V
- Switch Time (Ton, Toff) (Max):
- 50ns, 35ns
- -3db Bandwidth:
- 1GHz
- Charge Injection:
- 1.4pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 3pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -74dB @ 10MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG613EEY-T1-GE4 FAQ
1.How can I place an order for DG613EEY-T1-GE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG613EEY-T1-GE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG613EEY-T1-GE4 reliable?
The price and inventory of DG613EEY-T1-GE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG613EEY-T1-GE4 is usually 5 days.
3.What payment methods are accepted for DG613EEY-T1-GE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG613EEY-T1-GE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG613EEY-T1-GE4?
DG613EEY-T1-GE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG613EEY-T1-GE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG613EEY-T1-GE4?
For technical support, including DG613EEY-T1-GE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG613EEY-T1-GE4 requirements.
6.How does Aetrix verify that DG613EEY-T1-GE4 is sourced from the original manufacturer or authorized distributors?
All DG613EEY-T1-GE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG613EEY-T1-GE4 meets industry standards.
7.What is the process for return or replacement of DG613EEY-T1-GE4?
All DG613EEY-T1-GE4 units undergo pre-shipment inspection (PSI). If there is an issue with DG613EEY-T1-GE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG613EEY-T1-GE4 part is unused and in its original packaging.
Return procedure for DG613EEY-T1-GE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG613EEY-T1-GE4 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

