AMD DK-V6-CONN-G
- Part No.:
- DK-V6-CONN-G
- Manufacturer:
- AMD
- Package:
- Datasheet:
-
DK-V6-CONN-G.pdf
- Description:
- VIRTEX-6 FPGA CONNECTIVITY KIT
- Quantity:
- Payment:

- Shipping:

Inventory:1,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DK-V6-CONN-G is a Virtex-6 FPGA Connectivity Kit from Xilinx, comprising the ML605 evaluation board with Virtex-6 LX240T FPGA, FMC daughter card (CX4/SMA/SATA), CX4 loopback module, ISE Design Suite Embedded Edition (device-locked), and PCIe-10GDMA-DDR3-XAUI reference design. It supports 11.18 Gb/s GTH and 6.5 Gb/s GTX transceivers, AXI4-Stream/Memory-Mapped interfaces, and DDR3 SODIMM memory.
For engineers reviewing the DK-V6-CONN-G datasheet, pinout, applications, or equivalent options, this kit delivers validated high-speed serial connectivity deployment for PCIe Gen2 x4/x8, XAUI, and DDR3-based system prototyping - with full hardware design files, Fedora 10 Live CD, cables, power supply, and interactive GUI-enabled demos included out-of-box.
Technical Context
The DK-V6-CONN-G implements a complete domain-specific platform for Virtex-6 HXT/LXT FPGAs, integrating 24× GTH (11.18 Gb/s) and 48× GTX (6.5 Gb/s) transceivers with built-in LogiCORE IP for PCIe Gen2 Endpoint (x4/x8), XAUI, and DDR3 memory controllers. It uses AXI4-Stream and AXI4-Lite interfaces to interconnect Packet DMA, protocol bridges, and external peripherals.
Hardware includes the ML605 base board (Virtex-6 LX240T), FMC Connectivity Daughter Card with CX4, SMA, and SATA interfaces, and a CX4 loopback module for transceiver validation. Reference design PCIe-10GDMA-DDR3-XAUI enables >20 Gbps aggregate bandwidth via Northwest Logic Packet DMA and Xilinx Virtual-FIFO memory controller.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FPGA Device | Virtex-6 LX240T (HXT-capable), 240K logic cells, 12.8 Mb Block RAM |
| Transceivers | 24× GTH @ 11.18 Gb/s + 48× GTX @ 6.5 Gb/s - enables PCIe Gen2 x8, XAUI, and multi-protocol serial I/O |
| Memory Interface | DDR3 SODIMM socket supporting up to 2 GB, controlled by Xilinx MIG v3.7 with AXI4 interface |
| Reference Design | PCIe-10GDMA-DDR3-XAUI - validated end-to-end system with >20 Gbps DMA throughput and XAUI (3.125 Gb/s) line rate |
| Connectors | FMC HPC connector (VITA 57.1), CX4 cage, dual SMA RF, SATA II, HDMI, USB UART, and 10/100/1000 Ethernet PHY |
| Software Included | ISE Design Suite Embedded Edition (device-locked to LX240T), CORE Generator, ChipScope Pro, PlanAhead, and AXI-compliant IP libraries |
Availability
DK-V6-CONN-G is available at Aetrix Electronics and suitable for high-performance computing, wired/wireless infrastructure, aerospace & defense, and broadcast video applications requiring stable component supply, long-term design support, and validated FPGA-based serial connectivity platforms.
Supply support for DK-V6-CONN-G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Xilinx, Inc. is a U.S.-based semiconductor company specializing in programmable logic devices, including FPGAs, SoCs, and adaptive compute acceleration platforms.
DK-V6-CONN-G belongs to Xilinx's Connectivity Domain-Specific Platforms product line, designed to accelerate high-speed serial interface development for Virtex-6 FPGAs using standardized AXI4 interfaces, pre-validated reference designs, and integrated transceiver + IP + memory subsystems.
FAQ
What is the primary FPGA used on the DK-V6-CONN-G board?
The DK-V6-CONN-G board is built around the Xilinx Virtex-6 LX240T FPGA, which features 240,000 logic cells, 12.8 Mb of Block RAM, and integrated high-speed transceivers - specifically 24 GTH (11.18 Gb/s) and 48 GTX (6.5 Gb/s) serial I/O lanes. This device forms the core of the ML605 development platform included in the DK-V6-CONN-G kit.
Does DK-V6-CONN-G support PCIe Gen2, and if so, what configuration?
Yes, DK-V6-CONN-G supports PCIe Gen2 via its included PCIe-10GDMA-DDR3-XAUI reference design, which implements a validated x4 Gen2 (5.0 Gb/s per lane) or x8 Gen1 (2.5 Gb/s per lane) Endpoint configuration using Xilinx LogiCORE IP. The Virtex-6 LX240T FPGA on the ML605 board provides native PCIe hard blocks compatible with both configurations.
What memory interfaces are supported by DK-V6-CONN-G?
DK-V6-CONN-G supports DDR3 memory via a 200-pin SODIMM socket on the ML605 board, managed by Xilinx Memory Interface Generator (MIG) v3.7 with AXI4 interface. It also supports external memory expansion through the FMC HPC connector and includes on-board 128 MB BPI Flash and 64 MB DDR2 for configuration and auxiliary storage.
Is DK-V6-CONN-G compatible with AXI4 standard interfaces?
Yes, DK-V6-CONN-G fully supports the AXI4 standard: its reference design uses AXI4-Stream for high-throughput data paths (e.g., between PCIe DMA and XAUI IP), AXI4-Lite for control register access, and AXI4 Memory-Mapped for DDR3 controller interfacing. All included LogiCORE and third-party IP (e.g., Northwest Logic DMA) are AXI4-compliant.
What software tools and licenses ship with DK-V6-CONN-G?
DK-V6-CONN-G ships with ISE Design Suite Embedded Edition, device-locked to the Virtex-6 LX240T FPGA, plus CORE Generator, ChipScope Pro, PlanAhead, and XST synthesis tools. It includes pre-licensed LogiCORE IP for PCIe, XAUI, and Ethernet, as well as a node-locked license for Northwest Logic's x4 Packet DMA back-end core.
DK-V6-CONN-G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Virtex®-6 LXT
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- FPGA
- For Use With/Related Products:
- XC6VLX240T
- Platform:
- Virtex-6 LXT FPGA Connectivity PCIe Card
- Contents:
- Board(s), Cable(s), Power Supply
DK-V6-CONN-G FAQ
1.How can I place an order for DK-V6-CONN-G through Aetrix?
Please submit a Request for Quotation (RFQ) for DK-V6-CONN-G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DK-V6-CONN-G reliable?
The price and inventory of DK-V6-CONN-G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DK-V6-CONN-G is usually 5 days.
3.What payment methods are accepted for DK-V6-CONN-G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DK-V6-CONN-G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DK-V6-CONN-G?
DK-V6-CONN-G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DK-V6-CONN-G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DK-V6-CONN-G?
For technical support, including DK-V6-CONN-G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DK-V6-CONN-G requirements.
6.How does Aetrix verify that DK-V6-CONN-G is sourced from the original manufacturer or authorized distributors?
All DK-V6-CONN-G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DK-V6-CONN-G meets industry standards.
7.What is the process for return or replacement of DK-V6-CONN-G?
All DK-V6-CONN-G units undergo pre-shipment inspection (PSI). If there is an issue with DK-V6-CONN-G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DK-V6-CONN-G part is unused and in its original packaging.
Return procedure for DK-V6-CONN-G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DK-V6-CONN-G Tags

-
EK-10M08E144
Intel

-
DK-DEV-10M08E144-B
Intel

-
XYLONI
Efinix, Inc.

-
410-328-35
Digilent, Inc.
-
410-376
Digilent, Inc.

-
EK-10CL025U256
Intel

-
P0082
Terasic Inc.

-
SLG4DVKADV
Renesas

-
TEBA0841-02
Trenz Electronic GmbH

-
MPFS-DISCO-KIT
Microchip Technology

-
P0466
Terasic Inc.

-
410-370
Digilent, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

