Texas Instruments DLPC3438ZEZ
- Part No.:
- DLPC3438ZEZ
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 201-VFBGA
- Datasheet:
-
DLPC3438ZEZ.pdf
- Description:
- IC DRVR CTRLR 201NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,962
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DLPC3438ZEZ from Texas Instruments is a digital display controller IC designed specifically for the DLP3010 (.3" 720p) digital micromirror device (DMD), supporting up to 720p resolution at input frame rates up to 120 Hz, with embedded eDRAM, IntelliBright™ image processing, and parallel/BT656 pixel interface operating up to 155 MHz - deployed in mobile projectors and smart displays.
For engineers reviewing the DLPC3438ZEZ datasheet, DLPC3438ZEZ pinout, DLPC3438ZEZ application, or DLPC3438ZEZ equivalent, key selection considerations include NFBGA-201 package compatibility, absence of MIPI DSI support (unlike DLPC3433), sub-LVDS DMD interface timing, I²C configuration, and pairing requirements with DLPA200x/DLPA300x PMICs.
Technical Context
The DLPC3438ZEZ implements a dedicated DMD interface with dual sub-LVDS high-speed data lanes (DATAA–DATAH) and clock (CLK_P/N), plus low-speed control signals (DEN_ARSTZ, LS_CLK, LS_RDATA) for mirror reset and bias management. It integrates a programmable image pipeline including 4:2:2 to 4:4:4 chroma interpolation, field-scaled de-interlacing, and degamma correction.
System-level integration relies on parallel 24-bit pixel input (PDATA_0–PDATA_23), I²C control (IIC0/IIC1), SPI flash interface (SPI0), GPIO bank (GPIO_00–GPIO_19), and power domain separation across VDD, VDDLP12, VCC_INTF, VCC_FLSH, and VCC - all coordinated under one-frame latency operation and auto-DMD parking via PARKZ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Input Resolution | 1280 × 720 (720p) - supports full HD-ready imaging pipelines without external scaling. |
| Max Frame Rate | 120 Hz - enables smooth motion rendering for AR glasses and high-refresh mobile displays. |
| Pixel Interface | 24-bit parallel or BT656 - direct connection to SoC video output; no external serializer required. |
| Pixel Clock | Up to 155 MHz - sets maximum bandwidth for 720p@120Hz with blanking overhead. |
| DMD Interface | Sub-LVDS (HS + LS) - low-noise, low-power differential signaling optimized for DLP3010 timing margins. |
| eDRAM Capacity | Embedded frame memory - eliminates need for external frame buffer, reducing BOM and board area. |
| Control Interface | I²C (dual ports) + SPI (flash boot) - enables firmware updates and runtime configuration without host processor intervention. |
Pinout & Package
DLPC3438ZEZ uses a 201-pin NFBGA (ZEZ) package with 13.00 × 13.00 mm body size, 0.65 mm ball pitch, and bottom-side signal mapping optimized for DMD interconnect and thermal dissipation in compact optical modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DMD_HS_DATAA_P/N through DATAH_P/N | DMD high-speed pixel data (differential) | Eight sub-LVDS pairs carrying 24-bit RGB pixel data to DLP3010 at >100 Mbps per lane. |
| DMD_HS_CLK_P/N | DMD high-speed clock (differential) | Source-synchronous clock for HS data capture; requires matched trace length to data lanes. |
| DMD_DEN_ARSTZ | DMD enable / asynchronous reset | Active-low signal controlling DMD exposure window and global mirror reset sequence. |
| PARKZ | DMD fast park control | Active-low hysteresis input triggering immediate mirror parking during power loss; critical for DMD longevity. |
| PDATA_0–PDATA_23 | Parallel pixel data input | 24-bit wide CMOS bus accepting RGB888 or YUV444; supports both rising- and falling-edge sampling. |
| IIC0_SDA / IIC0_SCL | Primary I²C interface | Configures display timing, image processing, LED current, and system state; operates at 100/400 kHz. |
| SPI0_CLK / SPI0_DIN / SPI0_DOUT / SPI0_CSZ0 | Flash boot interface | Loads firmware and configuration from external SPI flash (up to 128 Mb); supports secure boot modes. |
| GPIO_00–GPIO_19 | General-purpose I/O | Programmable as inputs/outputs for LED_SEL, PROJ_ON, thermistor sensing (RC_CHARGE), or custom control. |
Key Features
| Feature | Design Value |
|---|---|
| IntelliBright™ image processing | Real-time local brightness boost and content-adaptive illumination control - improves perceived contrast without increasing LED power. |
| 1D Keystone correction | Hardware-accelerated trapezoidal distortion compensation - enables projection onto non-perpendicular surfaces without GPU load. |
| Programmable degamma | Per-channel gamma LUT (256 entries) - ensures accurate color reproduction across varied LED spectra and ambient conditions. |
| Auto DMD parking at power down | Hardware-triggered mirror reset sequence initiated by PARKZ - prevents mechanical stress and extends DMD lifetime beyond 100k hours. |
| One-frame latency operation | End-to-end pipeline delay ≤16.7 ms at 60 Hz - essential for interactive AR/VR applications requiring real-time visual feedback. |
Applications
| Mobile Projector | Smart Display |
|---|---|
Use Scenario: Pocket-sized pico projector integrated into smartphones or portable media players. IC Role / Device Role / Timing Role: Primary display controller managing DLP3010 DMD, image scaling, and LED current modulation. Use Value: Enables 720p projection with <1W optical power and <100 ms startup time using embedded eDRAM and parallel interface. | Use Scenario: Embedded display module in retail kiosks or industrial HMIs with fixed mounting and ambient light variation. IC Role / Device Role / Timing Role: Standalone video processor handling BT656 input, keystone correction, and programmable splash screens. Use Value: Eliminates need for external frame buffer and GPU offload while supporting 120 Hz refresh for touch-responsive UIs. |
| Augmented Reality Glasses | Industrial Display |
Use Scenario: Near-eye display subsystem in lightweight AR glasses requiring low latency and precise image alignment. IC Role / Device Role / Timing Role: Real-time image warping and color space conversion engine synchronized to IMU data via GPIO triggers. Use Value: Achieves ≤16.7 ms end-to-end latency and hardware-based 1D keystone correction to maintain virtual object registration. | Use Scenario: Ruggedized panel in factory automation or medical equipment where reliability and long-term supply are critical. IC Role / Device Role / Timing Role: Robust display controller with I²C watchdog, auto-parking, and extended temperature range support (−40°C to 85°C). Use Value: Ensures uninterrupted operation during voltage sags and thermal cycling via PARKZ-triggered safe shutdown and eDRAM retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar display controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DLPC3433NFB | 176-pin NFBGA (7×7 mm); includes MIPI DSI interface (1–4 lanes); lacks GPIO_18/19 and some test pins. | Preferred for mobile SoC designs with DSI output; unsuitable when space-constrained optical layout requires ZEZ footprint. | Select DLPC3433NFB only if DSI input is required and board area permits smaller package. |
| DLPC3435ZEZ | 201-pin NFBGA (13×13 mm); supports same DMD and parallel interface; adds enhanced thermal management and updated firmware features. | Drop-in replacement for DLPC3438ZEZ in new designs; not recommended for legacy firmware deployments without validation. | Choose DLPC3435ZEZ for new designs needing extended lifecycle support and improved thermal derating. |
Compared with DLPC3438ZEZ, DLPC3433NFB offers DSI but sacrifices package size and GPIO count, while DLPC3435ZEZ retains full pin compatibility and improves thermal robustness - making it the preferred upgrade path for production continuity.
Availability
DLPC3438ZEZ is available at Aetrix Electronics and suitable for mobile projector, augmented reality glasses, and industrial display applications requiring stable component supply, long-term manufacturability, and TI-qualified optical reference designs.
Supply support for DLPC3438ZEZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions across industrial, automotive, and personal electronics markets.
The DLPC34xx product line is engineered as a complete chipset companion for DLP3010 DMDs, targeting ultra-compact, low-power projection systems where optical efficiency, thermal density, and firmware-defined image quality are design priorities.
FAQ
What is the primary function of the DLPC3438ZEZ in a DLP3010-based system?
The DLPC3438ZEZ serves as the dedicated display controller for the DLP3010 .3" 720p DMD, managing pixel data routing, image processing (including IntelliBright™ algorithms), DMD timing, and system-level control. It interfaces directly with host processors via parallel/BT656 and drives the DMD through sub-LVDS signals - enabling compact, low-power projection without external frame buffers. The DLPC3438ZEZ is not a general-purpose GPU or video processor but a purpose-built DMD controller.
Does the DLPC3438ZEZ support MIPI DSI input?
No, the DLPC3438ZEZ does not support MIPI DSI input. DSI functionality is exclusive to the DLPC3433 variant (DLPC3433NFB). The DLPC3438ZEZ supports only parallel and BT656 pixel interfaces, with a maximum pixel clock of 155 MHz. Attempting to route DSI signals to DLPC3438ZEZ pins will result in non-functional operation, as the receiver circuitry is absent in this part number.
What is the role of the PARKZ pin on the DLPC3438ZEZ?
The PARKZ pin on the DLPC3438ZEZ is an active-low hysteresis input that triggers immediate mechanical parking of the DLP3010 DMD mirrors during imminent power loss. It is typically driven by the interrupt output of a paired DLPA200x/DLPA300x PMIC. Asserting PARKZ ensures safe mirror reset before voltage collapse, preserving DMD lifetime - a critical feature absent in non-DLP display controllers. The DLPC3438ZEZ executes this function autonomously without host software involvement.
Which power management ICs are compatible with the DLPC3438ZEZ?
The DLPC3438ZEZ is designed to pair exclusively with TI's DLPA2000, DLPA2005, DLPA3000, or DLPA3005 PMICs. These provide the required VOFFSET, VBIAS, VRESET, and VLED supplies for the DLP3010 DMD and LED array, along with synchronized power sequencing and fault reporting. Using non-TI PMICs or discrete regulators violates the chipset specification and risks DMD damage due to improper bias timing or voltage ramp rates.
How does the DLPC3438ZEZ handle image processing without external memory?
The DLPC3438ZEZ incorporates embedded eDRAM that stores at least one full frame of 720p pixel data, enabling on-chip execution of IntelliBright™ processing, 4:2:2 to 4:4:4 chroma interpolation, de-interlacing, and keystone correction - all without external SDRAM or DDR. This eliminates memory interface timing constraints and reduces EMI, making the DLPC3438ZEZ suitable for space- and noise-sensitive optical modules where the DLPC3438ZEZ operates as a self-contained imaging pipeline.
DLPC3438ZEZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 201-VFBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Display Type:
- DLP
- Configuration:
- -
- Interface:
- I2C
- Digits or Characters:
- -
- Current - Supply:
- -
- Voltage - Supply:
- 1.1V
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 201-NFBGA (13x13)
DLPC3438ZEZ FAQ
1.How can I place an order for DLPC3438ZEZ through Aetrix?
Please submit a Request for Quotation (RFQ) for DLPC3438ZEZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DLPC3438ZEZ reliable?
The price and inventory of DLPC3438ZEZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DLPC3438ZEZ is usually 5 days.
3.What payment methods are accepted for DLPC3438ZEZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DLPC3438ZEZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DLPC3438ZEZ?
DLPC3438ZEZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DLPC3438ZEZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DLPC3438ZEZ?
For technical support, including DLPC3438ZEZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DLPC3438ZEZ requirements.
6.How does Aetrix verify that DLPC3438ZEZ is sourced from the original manufacturer or authorized distributors?
All DLPC3438ZEZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DLPC3438ZEZ meets industry standards.
7.What is the process for return or replacement of DLPC3438ZEZ?
All DLPC3438ZEZ units undergo pre-shipment inspection (PSI). If there is an issue with DLPC3438ZEZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DLPC3438ZEZ part is unused and in its original packaging.
Return procedure for DLPC3438ZEZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DLPC3438ZEZ Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

