Texas Instruments DLPC3470CZEZ
- Part No.:
- DLPC3470CZEZ
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 201-VFBGA
- Datasheet:
-
DLPC3470CZEZ.pdf
- Description:
- IC DRVR DISPLAY AND LGT 201NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DLPC3470CZEZ from Texas Instruments is a display and light controller IC designed to drive DLP2010LC and DLP2010NIR 0.2 WVGA digital micromirror devices (DMDs) in compact optical systems. It supports parallel/BT656 video input up to 720p@240Hz, delivers programmable exposure control, achieves pattern rates up to 2500Hz (1-bit), stores >1000 patterns in on-chip flash, and provides two configurable output triggers for camera synchronization.
For engineers reviewing the DLPC3470CZEZ datasheet, DLPC3470CZEZ pinout, DLPC3470CZEZ application, or DLPC3470CZEZ equivalent, key selection considerations include its dual-mode light control (internal/external pattern streaming), DMD sub-LVDS interface timing compliance, I²C-based configuration, programmable LED current control, and NFBGA-201 package compatibility with DLP2010-class optical engines.
Technical Context
The DLPC3470CZEZ implements a tightly integrated architecture combining video processing (IntelliBright™, degamma, 1D keystone), high-speed pattern sequencing, and DMD bias/reset control. Its internal pattern streaming mode eliminates external video interface requirements by executing preloaded sequences directly from flash memory.
It features dual PLL subsystems - a master clock generator (MCG) for system timing and a DMD clock generator (DCG) for precise sub-LVDS DMD clocking - with independent 1.1V power domains (VDD_PLLM/VDD_PLLD) and dedicated ground returns (VSS_PLLM/VSS_PLLD) to minimize jitter coupling into DMD timing paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Resolution Support | Up to 720p; scaled internally to WVGA (720×480) for DMD rendering |
| Max Input Frame Rate | 240Hz - enables high-speed machine vision capture and synchronized projection |
| Pattern Rate (1-bit) | 2500Hz - supports ultra-fast digital exposure in industrial inspection |
| Pattern Rate (8-bit) | 360Hz - balances grayscale fidelity and temporal resolution for structured light |
| Flash Pattern Storage | >1000 static 2D patterns - enables autonomous operation without host video stream |
| Pixel Interface | 24-bit RGB parallel or BT656 - supports legacy and embedded video sources |
| Sub-LVDS DMD Interface | 16-lane (8 differential pairs) - matches DLP2010LC/NIR electrical requirements |
| Trigger I/O | 1 input trigger + 2 output triggers - enables precise sensor-camera-DMD time alignment |
Pinout & Package
NFBGA-201 package, 13.00mm × 13.00mm body size, 0.8mm ball pitch, bottom-side thermal pad. Pin mapping conforms to ZEZ mechanical variant per TI DLPS110D datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DMD_HS_CLK_P / _N | DMD high-speed clock differential pair | Drives DLP2010 DMD sub-LVDS clock at up to 155MHz; requires controlled impedance routing |
| PDATA_0–PDATA_23 | 24-bit parallel pixel data bus | Configurable for RGB888 input; mapped across 3 rows (B/G/R) in RGB mode |
| IIC0_SCL / IIC0_SDA | I²C control interface (port 0) | 3.6V-tolerant slave interface for configuration and status readback; requires external pullups |
| LED_SEL_0 / LED_SEL_1 | RGB LED enable select outputs | Directly controls red/green/blue LED drivers via 2-bit encoding (00=none, 01=red, etc.) |
| PARKZ | DMD fast park control input | Active-low signal triggering immediate mirror parking during power loss; connects to DLPAxxxx interrupt |
| HOST_IRQ | Host initialization completion indicator | Open-drain output pulled high externally; asserts when auto-initialization completes |
Key Features
| Feature | Design Value |
|---|---|
| Internal Pattern Streaming Mode | Eliminates need for continuous host video interface; executes stored patterns autonomously from flash |
| Programmable Exposure Control | Per-pattern exposure time adjustment enables precise light dose management in metrology |
| IntelliBright™ Image Processing | Real-time dynamic contrast enhancement and gamma correction optimized for DMD luminance response |
| DMD Sub-LVDS Interface Compliance | Fully meets DLP2010LC/NIR timing and voltage swing specs for reliable high-speed DMD driving |
| Configurable Trigger Architecture | One input trigger synchronizes pattern start; two output triggers coordinate external sensors/cameras |
| Auto DMD Parking at Power Down | Ensures safe mirror state retention without external supervision; extends DMD lifetime |
Applications
| Mobile Projector | Smart Display |
|---|---|
Use Scenario: Embedded pico projector in smartphones or portable media players requiring low-latency video playback and compact optics. IC Role / Device Role / Timing Role: Primary display controller managing video scaling, DMD timing, and LED current modulation for brightness control. Use Value: Enables 720p@240Hz input handling and IntelliBright™ processing to maintain image quality under battery-constrained thermal budgets. | Use Scenario: Interactive smart home display with gesture recognition using structured light projection. IC Role / Device Role / Timing Role: Light controller generating calibrated 2D static patterns for depth sensing, synchronized to camera capture via TRIG_OUT_2. Use Value: Delivers 360Hz 8-bit pattern rate and flexible trigger signaling to support real-time 3D point cloud generation. |
| Augmented Reality Glasses | Machine Vision Inspection |
Use Scenario: See-through AR eyewear projecting registration markers and UI overlays onto real-world scenes. IC Role / Device Role / Timing Role: Dual-role controller driving DMD for image projection while managing 3D reference signals (3DR pin) for stereo shutter synchronization. Use Value: Uses GPIO_04 for 3D glasses control and 3DR input to coordinate left/right frame presentation without external timing logic. | Use Scenario: High-speed PCB solder inspection using binary-coded structured light patterns. IC Role / Device Role / Timing Role: Machine vision light controller executing >1000 preloaded 1-bit patterns at 2500Hz for rapid surface topology capture. Use Value: Internal pattern streaming eliminates host bandwidth bottlenecks, enabling deterministic exposure timing critical for motion-blur-free imaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar display and light controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DLPC3430CZEZ | Lacks BT656 interface support; limited to parallel RGB only; no IntelliBright™ algorithms | Suitable for cost-sensitive WVGA-only projection where advanced image processing is unnecessary | Select when system uses only parallel video input and does not require degamma or keystone correction |
| DLPC3435CZEZ | Supports identical DMDs but omits internal pattern streaming mode and flash storage | Requires continuous host video stream; unsuitable for standalone pattern execution | Choose when host processor handles all pattern sequencing and real-time video feed is guaranteed |
Compared with DLPC3430CZEZ and DLPC3435CZEZ, the DLPC3470CZEZ uniquely integrates BT656 support, IntelliBright™ processing, and autonomous internal pattern streaming - making it the only option among the three capable of full-featured, host-independent DLP2010 light control in space-constrained designs.
Availability
DLPC3470CZEZ is available at Aetrix Electronics and suitable for mobile projector, augmented reality glasses, smart display, machine vision inspection, and pico projector applications requiring stable component supply and long-term DLP chipset continuity.
Supply support for DLPC3470CZEZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and DLP® technology solutions with broad industrial, automotive, and consumer design support.
The DLPC3470CZEZ belongs to TI's DLP® Pico™ display controller product line, engineered specifically to enable compact, high-performance projection and structured light systems using DLP2010-class micromirror arrays.
FAQ
What video interfaces does the DLPC3470CZEZ support?
The DLPC3470CZEZ supports both 24-bit parallel RGB (with pixel clock up to 155MHz) and BT656 digital video interfaces. It accepts input resolutions up to 720p and scales them internally to match the 720×480 WVGA native resolution of the DLP2010LC/NIR DMD. The BT656 mode is fully implemented per standard timing and data format requirements as specified in the DLPS110D datasheet.
Does the DLPC3470CZEZ require an external microcontroller to operate?
No - the DLPC3470CZEZ can operate autonomously using its internal pattern streaming mode. It stores over 1000 static 2D patterns in on-chip flash memory and executes them without host intervention. While I²C configuration is used for setup, the DLPC3470CZEZ handles DMD timing, exposure control, and pattern sequencing independently once initialized.
What is the function of the PARKZ pin on the DLPC3470CZEZ?
The PARKZ pin on the DLPC3470CZEZ is an active-low input that triggers immediate DMD mirror parking during imminent power loss. It connects to the interrupt output of companion power ICs like the DLPA200x or DLPA300x. Asserting PARKZ ensures safe mirror state retention before power collapse, though TI recommends normal park operation for maximum DMD lifetime.
How many GPIOs does the DLPC3470CZEZ provide, and what are their key alternate functions?
The DLPC3470CZEZ provides 20 general-purpose I/O pins (GPIO_00 through GPIO_19), each with hysteresis buffers. Key alternate functions include SPI1 interface (GPIO_00–GPIO_03), 3D glasses control (GPIO_04), TRIG_OUT_2 (GPIO_07), pattern ready signal (GPIO_06), thermistor interface (GPIO_10/RC_CHARGE, GPIO_11), and motor sense (GPIO_18/MTR_SENSE). All GPIOs are software-configurable for input/output/bidirectional/open-drain modes.
What power supplies are required for the DLPC3470CZEZ?
The DLPC3470CZEZ requires five distinct supply domains: VDD (1.1V core), VCC18 (1.8V I/O), VCC_INTF (1.8V–3.3V host interface), VCC_FLSH (1.8V–3.3V SPI flash), and separate PLL supplies VDD_PLLM/VDD_PLLD (1.1V each). Dedicated ground returns (VSS, VSS_PLLM, VSS_PLLD) are mandatory for noise isolation, especially for DMD timing integrity.
DLPC3470CZEZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 201-VFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Display Type:
- DLP
- Configuration:
- -
- Interface:
- I2C, Parallel
- Digits or Characters:
- -
- Current - Supply:
- 106 mA
- Voltage - Supply:
- 1.045V ~ 1.155V
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 201-NFBGA (13x13)
DLPC3470CZEZ FAQ
1.How can I place an order for DLPC3470CZEZ through Aetrix?
Please submit a Request for Quotation (RFQ) for DLPC3470CZEZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DLPC3470CZEZ reliable?
The price and inventory of DLPC3470CZEZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DLPC3470CZEZ is usually 5 days.
3.What payment methods are accepted for DLPC3470CZEZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DLPC3470CZEZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DLPC3470CZEZ?
DLPC3470CZEZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DLPC3470CZEZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DLPC3470CZEZ?
For technical support, including DLPC3470CZEZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DLPC3470CZEZ requirements.
6.How does Aetrix verify that DLPC3470CZEZ is sourced from the original manufacturer or authorized distributors?
All DLPC3470CZEZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DLPC3470CZEZ meets industry standards.
7.What is the process for return or replacement of DLPC3470CZEZ?
All DLPC3470CZEZ units undergo pre-shipment inspection (PSI). If there is an issue with DLPC3470CZEZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DLPC3470CZEZ part is unused and in its original packaging.
Return procedure for DLPC3470CZEZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DLPC3470CZEZ Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

