onsemi DM74ALS86MX
- Part No.:
- DM74ALS86MX
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DM74ALS86MX.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DM74ALS86MX from Fairchild Semiconductor is a quad 2-input exclusive-OR gate IC in 14-lead SOIC (M14A) package, operating at VCC = 4.5–5.5 V, with propagation delays as low as 2 ns (tPHL, HIGH-to-LOW), output drive capability of −112 mA (IO), and guaranteed performance across 0°C to +70°C. It serves as a logic-level combinatorial gate in digital control and data path circuits.
For engineers reviewing the DM74ALS86MX datasheet, pinout, applications, or equivalent options, key selection criteria include its TTL-compatible input thresholds (VIH = 2.0 V, VIL = 0.8 V), 50 pF load switching specs, SOIC packaging for surface-mount reliability, and functional compatibility with 74LS86 and 74S86 families.
Technical Context
The DM74ALS86MX implements four independent XOR gates using advanced oxide-isolated, ion-implanted Schottky TTL process. Each gate computes Y = A ⊕ B = AB̅ + A̅B, with dual-rail input compatibility and rail-to-rail output swing under specified load conditions.
It operates within recommended VCC = 4.5–5.5 V and TA = 0°C to +70°C, delivering VOH ≥ VCC − 2 V (IOH = −0.4 mA) and VOL ≤ 0.5 V (IOL = 8 mA). Propagation delay is characterized at RL = 500 Ω and CL = 50 pF per switching specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL power rails and tolerance against supply ripple. |
| tPHL / tPLH | 2 ns to 17 ns - defines worst-case timing margin for synchronous logic design at 50 pF load. |
| VOH / VOL | ≥ VCC − 2 V / ≤ 0.5 V - guarantees noise-immune HIGH/LOW level recognition by downstream TTL inputs. |
| IOL / IOH | 8 mA / −0.4 mA - supports direct fan-out to ≥10 standard TTL loads without buffering. |
| VIH / VIL | 2.0 V / 0.8 V - enables interoperability with LS-TTL, S-TTL, and ALS-TTL logic families. |
| Operating Temp | 0°C to +70°C - validated for commercial-grade industrial control and instrumentation environments. |
Pinout & Package
DM74ALS86MX is housed in a 14-lead Small Outline Integrated Circuit (SOIC) package, JEDEC MS-012, 0.150" narrow body (Package Number M14A), with gull-wing leads and standard surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 11, 12 | Input (A/B) | Dedicated XOR input pairs: Pins 1&2 → Gate 1, 4&5 → Gate 2, 8&9 → Gate 3, 11&12 → Gate 4. |
| 3, 6, 10, 13 | Output (Y) | Respective XOR outputs: Pin 3 = Gate 1 Y, Pin 6 = Gate 2 Y, Pin 10 = Gate 3 Y, Pin 13 = Gate 4 Y. |
| 7 | GND | Ground reference for all internal logic and I/O; must be low-impedance connection. |
| 14 | VCC | Positive supply terminal; requires local 0.1 µF bypass capacitor near pin for stable AC operation. |
Key Features
| Feature | Design Value |
|---|---|
| Quad XOR logic density | Four fully independent 2-input XOR gates in single SOIC-14 package-reduces board space vs discrete gate solutions. |
| ALS-TTL process | Oxide-isolated, ion-implanted Schottky technology delivers lower power-delay product than standard 74S or 74LS. |
| 50 pF switching guarantee | AC performance (propagation delay, transition time) fully characterized and warranted at 50 pF capacitive load. |
| PIN-compatible replacement | Direct drop-in substitute for 74LS86 and 74S86 in existing layouts-no PCB redesign required. |
Applications
| Industrial PLC Logic | Digital Test Equipment |
|---|---|
Use Scenario: Detecting state transitions in ladder-logic sequencers and monitoring binary-coded status flags. IC Role / Device Role / Timing Role: Performs real-time XOR comparison between successive scan-cycle register states to trigger edge-detection interrupts. Use Value: Enables deterministic 2 ns–17 ns response window for fault detection without external timing components. | Use Scenario: Generating signature analysis patterns in built-in self-test (BIST) engines for PCB-level diagnostics. IC Role / Device Role / Timing Role: Acts as parity generator core in multi-bit data streams, feeding CRC-like checksum logic. Use Value: Delivers consistent 8 mA sink current to drive test bus loads while maintaining TTL-compatible voltage levels. |
| Data Communication Interface | Legacy System Emulation |
Use Scenario: Implementing Manchester encoding/decoding logic in low-speed serial links (e.g., RS-485 auxiliary channels). IC Role / Device Role / Timing Role: XORs clock and data signals to produce encoded bitstream; timing-critical path bounded by tPHL/tPLH specs. Use Value: Supports reliable 20+ MHz data rates under 50 pF loading due to guaranteed sub-10 ns typical propagation. | Use Scenario: Replacing obsolete 74S86 or 74LS86 in field-upgraded avionics maintenance testers and military comms gear. IC Role / Device Role / Timing Role: Drop-in logic function replacement preserving original timing, fan-out, and voltage interface behavior. Use Value: Eliminates redesign effort while meeting full temperature range (0°C to +70°C) and supply tolerance (4.5–5.5 V) requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS86DR | Higher typical propagation delay (15–22 ns), lower IOL (8 mA same), identical pinout and VCC range. | Lower speed margin in high-frequency data paths; suitable where <10 MHz operation suffices. | Select SN74LS86DR only if legacy LS-TTL system timing budgets allow added delay overhead. |
| MC74ACT86DG | CMOS-based (5 V), faster tPLH/tPHL (3.5 ns typ), higher VIH (3.5 V), different input threshold and noise immunity. | Not TTL-compatible; requires level-shifting or redesign if interfacing with legacy 74ALS/74LS systems. | Choose MC74ACT86DG only in new 5 V CMOS designs prioritizing speed over backward compatibility. |
Compared with SN74LS86DR and MC74ACT86DG, the DM74ALS86MX uniquely balances TTL compatibility, sub-10 ns typical delay, and robust 8 mA sink drive-making it optimal for drop-in upgrades and mixed-technology industrial control boards.
Availability
DM74ALS86MX is available at Aetrix Electronics and suitable for industrial PLC logic, digital test equipment, data communication interface, and legacy system emulation requiring stable component supply and long-term obsolescence mitigation.
Supply support for DM74ALS86MX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor was a leading designer of analog and mixed-signal ICs, acquired by ON Semiconductor in 2016; its legacy logic portfolio remains widely deployed in industrial and telecom infrastructure.
The DM74ALS86MX belongs to the 74ALS (Advanced Low-Power Schottky) logic family, engineered for improved speed-power trade-offs in commercial-grade digital systems where reliability and pin compatibility outweigh ultra-low power demands.
FAQ
What logic family does the DM74ALS86MX belong to, and how does it differ from standard 74LS?
The DM74ALS86MX belongs to the 74ALS (Advanced Low-Power Schottky) family. It improves upon 74LS with faster propagation delays (as low as 2 ns vs. 15 ns typical for 74LS86), lower power consumption (ICCH ≈ 4.5 mA vs. ~7 mA), and tighter AC specifications guaranteed over full temperature and voltage ranges. The DM74ALS86MX retains full pin and functional compatibility with 74LS86 and 74S86 devices.
Is the DM74ALS86MX pin-compatible with the 74LS86 and 74S86?
Yes, the DM74ALS86MX is functionally and pin-for-pin compatible with both 74LS86 and 74S86. Its SOIC package (M14A) matches the pinout shown in the connection diagram: inputs and outputs align identically across all three families, enabling direct replacement without PCB modification. This compatibility is explicitly stated in the Fairchild datasheet DS006195.
What is the maximum capacitive load the DM74ALS86MX can drive while maintaining guaranteed timing?
The DM74ALS86MX switching characteristics-including tPLH and tPHL-are guaranteed at CL = 50 pF, as defined in the datasheet's "Switching Characteristics" table. Driving loads significantly above 50 pF may increase propagation delay beyond the 2–17 ns specification limits and degrade signal integrity; for heavier loads, buffer stages or layout optimization are recommended. The DM74ALS86MX itself does not specify derating curves beyond 50 pF.
Does the DM74ALS86MX support operation outside the 0°C to +70°C range?
No-the DM74ALS86MX is rated only for 0°C to +70°C free-air operating temperature, per its "Recommended Operating Conditions." While absolute maximum ratings extend to −65°C to +150°C, electrical performance (e.g., VOH, VOL, propagation delay) is not characterized or guaranteed outside the commercial temperature range. For extended temperature use, consider automotive-qualified alternatives-not the DM74ALS86MX.
What decoupling is recommended for stable operation of the DM74ALS86MX?
A 0.1 µF ceramic capacitor placed as close as possible to the DM74ALS86MX VCC (Pin 14) and GND (Pin 7) terminals is recommended to suppress high-frequency supply noise and prevent logic glitches. For boards with multiple DM74ALS86MX units or high-speed switching, add a bulk 4.7 µF–10 µF electrolytic capacitor near the power entry point. This decoupling strategy is critical to maintain the DM74ALS86MX's specified 2 ns–17 ns propagation performance.
DM74ALS86MX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74ALS
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- 400µA, 8mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 5V, 50pF
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
DM74ALS86MX FAQ
1.How can I place an order for DM74ALS86MX through Aetrix?
Please submit a Request for Quotation (RFQ) for DM74ALS86MX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DM74ALS86MX reliable?
The price and inventory of DM74ALS86MX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DM74ALS86MX is usually 5 days.
3.What payment methods are accepted for DM74ALS86MX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DM74ALS86MX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DM74ALS86MX?
DM74ALS86MX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DM74ALS86MX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DM74ALS86MX?
For technical support, including DM74ALS86MX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DM74ALS86MX requirements.
6.How does Aetrix verify that DM74ALS86MX is sourced from the original manufacturer or authorized distributors?
All DM74ALS86MX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DM74ALS86MX meets industry standards.
7.What is the process for return or replacement of DM74ALS86MX?
All DM74ALS86MX units undergo pre-shipment inspection (PSI). If there is an issue with DM74ALS86MX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DM74ALS86MX part is unused and in its original packaging.
Return procedure for DM74ALS86MX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DM74ALS86MX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

