Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi DM74LS04M

Name: DM74LS04M
Brand: onsemi
SKU: DM74LS04M
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DM74LS04M

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: DM74LS04M.pdf

Description:: IC INVERTER 6CH 1-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,226

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DM74LS04M from Fairchild Semiconductor is a hex inverting gate IC containing six independent TTL-compatible NOT gates, with V_CC = 4.75–5.25 V, I_OL = 8 mA, t_PLH/t_PHL ≤ 15 ns (CL = 50 pF), and operating temperature range 0°C to +70°C. It performs discrete logic inversion in digital control, address decoding, and signal conditioning circuits.

For engineers reviewing the DM74LS04M datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed output drive strength at TTL levels, propagation delay consistency across all six gates, SOIC-14 package compatibility with automated assembly, and verified operation within commercial temperature limits.

Technical Context

The DM74LS04M implements six identical, electrically isolated Schottky-clamped TTL inverters on a single silicon die. Each gate features standard 74LS-series input thresholds (V_IL = 0.8 V, V_VIH = 2.0 V) and output voltage specifications (V_OH ≥ 2.7 V, V_OL ≤ 0.5 V) under full load conditions.

It operates strictly within the 74LS logic family's DC and AC electrical envelope: supply current ranges from 1.2 mA (outputs HIGH) to 6.6 mA (outputs LOW), and short-circuit output current is limited to −20 to −100 mA per output - consistent with LS-series robustness and fan-out capability.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.75 V to 5.25 V - ensures stable operation with standard TTL power rails and tolerance for ±5% regulation drift.
I_OL (max)	8 mA - supports direct drive of one standard TTL input or up to 20 LS-TTL inputs (fan-out = 20).
t_PLH/t_PHL	≤15 ns @ CL = 50 pF - guarantees timing predictability in synchronous logic chains up to ~33 MHz clock domains.
V_IL/V_IH	0.8 V / 2.0 V - provides noise margin of ≥0.4 V against ground bounce and crosstalk in mixed-signal PCBs.
Operating Temp	0°C to +70°C - validated for use in commercial-grade industrial controllers, instrumentation, and office equipment.
Supply Current	ICCL = 3.6–6.6 mA - enables accurate power budgeting for multi-gate logic sections without thermal derating.

Pinout & Package

DM74LS04M is housed in a 14-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-120, 0.150" narrow body width, with gull-wing leads and 1.27 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Input (A1–A6)	Independent TTL-compatible logic inputs; each drives one inverter stage with standard LS input impedance and threshold.
2, 4, 6, 8, 10, 12	Output (Y1–Y6)	Active-pull, passive-push outputs capable of sourcing −0.4 mA or sinking 8 mA while maintaining VOH ≥ 2.7 V / VOL ≤ 0.5 V.
7	GND	Logic ground reference; must be low-impedance connection to minimize switching noise coupling between gates.
14	V_CC	+5 V supply rail; decoupling capacitor (0.1 µF ceramic) required within 10 mm of this pin for stable high-speed operation.

Key Features

Feature	Design Value
Six independent inverters	Enables compact implementation of complementary signal generation, level translation, and oscillator feedback paths without inter-gate crosstalk.
LS-TTL compatible I/O	Guarantees interoperability with 74LS, 74ALS, and 74F families - no level-shifting required in legacy digital systems.
Low power consumption	ICCL max = 6.6 mA allows integration into power-constrained boards where total logic supply current must stay below 100 mA.
SOIC-14 surface-mount package	Supports automated reflow assembly and achieves 50% board area reduction vs. equivalent PDIP footprint.

Applications

Address Decoding	Signal Conditioning
Use Scenario: Generating chip-select signals for memory or peripheral ICs in microcontroller-based systems with limited address lines. IC Role / Device Role / Timing Role: Inverts decoded address bits to produce active-low enable signals synchronized with system clock edges. Use Value: Eliminates need for discrete transistors or additional logic families; six gates support full 8-bit decode with redundancy.	Use Scenario: Cleaning up noisy digital signals from mechanical switches, encoders, or sensor outputs before MCU input capture. IC Role / Device Role / Timing Role: Acts as a Schmitt-trigger-free digital buffer/inverter to restore logic levels and suppress sub-microsecond glitches. Use Value: Provides deterministic 15 ns propagation delay and 0.4 V noise margin - sufficient for debounce-free edge detection at ≤10 kHz.
Oscillator Driver	Bus Interface Logic
Use Scenario: Constructing a Pierce or ring oscillator using crystal or RC feedback in clock generation circuits. IC Role / Device Role / Timing Role: Provides gain and phase inversion in a 3-gate ring configuration to sustain oscillation at frequencies up to 30 MHz. Use Value: Guaranteed t_PLH/t_PHL ≤ 15 ns and matched gate delays ensure stable startup and minimal jitter in free-running clocks.	Use Scenario: Isolating and inverting control signals (e.g., RD#, WR#, CS#) between microprocessor buses and peripheral devices. IC Role / Device Role / Timing Role: Performs level-consistent inversion of active-low bus strobes while maintaining timing alignment across multiple lines. Use Value: Six independent gates allow simultaneous inversion of up to six control lines - preserving setup/hold timing relationships critical for parallel bus protocols.

Address Decoding

Signal Conditioning

Use Scenario: Generating chip-select signals for memory or peripheral ICs in microcontroller-based systems with limited address lines.

IC Role / Device Role / Timing Role: Inverts decoded address bits to produce active-low enable signals synchronized with system clock edges.

Use Value: Eliminates need for discrete transistors or additional logic families; six gates support full 8-bit decode with redundancy.

Use Scenario: Cleaning up noisy digital signals from mechanical switches, encoders, or sensor outputs before MCU input capture.

IC Role / Device Role / Timing Role: Acts as a Schmitt-trigger-free digital buffer/inverter to restore logic levels and suppress sub-microsecond glitches.

Use Value: Provides deterministic 15 ns propagation delay and 0.4 V noise margin - sufficient for debounce-free edge detection at ≤10 kHz.

Oscillator Driver

Bus Interface Logic

Use Scenario: Constructing a Pierce or ring oscillator using crystal or RC feedback in clock generation circuits.

IC Role / Device Role / Timing Role: Provides gain and phase inversion in a 3-gate ring configuration to sustain oscillation at frequencies up to 30 MHz.

Use Value: Guaranteed t_PLH/t_PHL ≤ 15 ns and matched gate delays ensure stable startup and minimal jitter in free-running clocks.

Use Scenario: Isolating and inverting control signals (e.g., RD#, WR#, CS#) between microprocessor buses and peripheral devices.

IC Role / Device Role / Timing Role: Performs level-consistent inversion of active-low bus strobes while maintaining timing alignment across multiple lines.

Use Value: Six independent gates allow simultaneous inversion of up to six control lines - preserving setup/hold timing relationships critical for parallel bus protocols.

Equivalent & Alternatives

The following parts are listed as comparable options for similar inverting gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS04N	Same electrical specs and logic function; packaged in PDIP-14 (N14A) instead of SOIC-14.	Requires through-hole assembly; less suitable for high-density or automated SMT production.	Select SN74LS04N only when legacy through-hole prototyping or repair of existing PDIP-based designs is required.
MC74HC04DR2	CMOS technology: V_CC = 2–6 V, I_OL = 4 mA, t_PD = 17 ns @ 4.5 V - lower power but reduced drive strength and different input thresholds.	Not TTL-compatible; requires level adaptation when interfacing with 74LS or older logic families.	Choose MC74HC04DR2 for battery-powered or wide-supply applications where power efficiency outweighs TTL interoperability.

Compared with SN74LS04N and MC74HC04DR2, the DM74LS04M uniquely combines LS-family drive capability, SOIC-14 manufacturability, and guaranteed commercial-temperature performance - making it optimal for new SMT-based industrial control logic where legacy TTL compatibility is mandatory.

Availability

DM74LS04M is available at Aetrix Electronics and suitable for address decoding, signal conditioning, oscillator driver, and bus interface logic requiring stable component supply, long-term obsolescence management, and JEDEC-compliant SOIC packaging.

Supply support for DM74LS04M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Fairchild Semiconductor was a U.S.-based semiconductor company specializing in analog and logic ICs, acquired by ON Semiconductor in 2016; its legacy 74LS logic portfolio remains widely supported.

The DM74LS04M belongs to the 74LS logic family designed for high-speed, low-power TTL-compatible digital systems in industrial, computing, and instrumentation applications.

FAQ

What logic family does the DM74LS04M belong to, and is it compatible with other 74-series devices?

The DM74LS04M belongs to the 74LS (Low-Power Schottky) logic family. It is fully compatible with other 74LS devices in terms of voltage thresholds, drive strength, and timing behavior. It interfaces directly with 74ALS and 74F families under standard 5 V operation, though fan-out and noise margin should be verified per circuit loading. The DM74LS04M maintains strict adherence to LS-spec input/output characteristics defined in the original Fairchild DS006345 datasheet.

What is the maximum capacitive load the DM74LS04M can drive while maintaining specified propagation delay?

The DM74LS04M is characterized for CL = 15 pF and CL = 50 pF loads, with t_PLH/t_PHL guaranteed ≤15 ns at CL = 50 pF. Driving loads beyond 50 pF increases delay nonlinearly and may cause marginal timing in high-speed chains. For reliable operation above 50 pF, external buffering or layout optimization (shorter traces, reduced stubs) is recommended. The DM74LS04M's output stage is not designed for transmission-line driving or heavy capacitive bus termination.

Can the DM74LS04M operate outside the 0°C to +70°C temperature range?

No - the DM74LS04M is rated only for 0°C to +70°C free-air operating temperature, as confirmed in the "Recommended Operating Conditions" table of the official datasheet. Operation outside this range violates specification guarantees for V_OH, V_OL, t_PD, and I_CC. Extended temperature variants (e.g., military or industrial grade) are not offered for the DM74LS04M; alternative part numbers would be required. Always verify ambient and junction temperature margins when deploying the DM74LS04M in thermally demanding enclosures.

Does the DM74LS04M require external pull-up or pull-down resistors on unused inputs?

Yes - unused inputs on the DM74LS04M must be terminated to V_CC or GND to prevent floating states that cause increased supply current, erratic output behavior, or EMI susceptibility. Leaving inputs unconnected risks metastability and excessive power draw due to internal transistor biasing. For unused inverters, tie each input to V_CC (to force LOW output) or GND (to force HIGH output); do not leave them open. This requirement applies identically across all six gates of the DM74LS04M.

Is the DM74LS04M pinout identical to other 74LS04 variants like SN74LS04N or DM74LS04SJ?

Yes - all 74LS04 variants, including DM74LS04M, SN74LS04N, and DM74LS04SJ, share identical pinout: inputs on pins 1,3,5,9,11,13; outputs on pins 2,4,6,8,10,12; V_CC on pin 14; GND on pin 7. This uniformity holds across SOIC (M14A), PDIP (N14A), and SOP (M14D) packages. Thus, the DM74LS04M is a direct drop-in replacement for SN74LS04N in PCB layouts supporting SOIC footprints, provided solder paste profile and thermal relief match.

DM74LS04M Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LS

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Max):: -

Current - Output High, Low:: 400µA, 8mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 15ns @ 5V, 50pF

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

DM74LS04M FAQ

1.How can I place an order for DM74LS04M through Aetrix?

Please submit a Request for Quotation (RFQ) for DM74LS04M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DM74LS04M reliable?

The price and inventory of DM74LS04M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DM74LS04M is usually 5 days.

3.What payment methods are accepted for DM74LS04M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DM74LS04M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DM74LS04M?

DM74LS04M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DM74LS04M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DM74LS04M?

For technical support, including DM74LS04M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DM74LS04M requirements.

6.How does Aetrix verify that DM74LS04M is sourced from the original manufacturer or authorized distributors?

All DM74LS04M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DM74LS04M meets industry standards.

7.What is the process for return or replacement of DM74LS04M?

All DM74LS04M units undergo pre-shipment inspection (PSI). If there is an issue with DM74LS04M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DM74LS04M part is unused and in its original packaging.

Return procedure for DM74LS04M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…