Texas Instruments DP83867ISRGZT
- Part No.:
- DP83867ISRGZT
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
DP83867ISRGZT.pdf
- Description:
- IC ETHERNET PHY 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,495
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DP83867ISRGZT from Texas Instruments is an industrial-grade 10/100/1000BASE-T Ethernet physical layer transceiver with RGMII/SGMII MAC interface, 457 mW full-power consumption, <90 ns TX / <290 ns RX latency, and ±8 kV IEC 61000-4-2 ESD protection on MDI pins-designed for time-critical industrial automation and motor drive applications.
For engineers reviewing the DP83867ISRGZT datasheet, DP83867ISRGZT pinout, DP83867ISRGZT application, or DP83867ISRGZT equivalent, key selection considerations include its –40°C to +85°C operating range, integrated MDI termination, IEEE 1588 Start of Frame detection, 16 programmable RGMII delay modes, and configurable 1.8V/2.5V/3.3V I/O voltage support.
Technical Context
The DP83867ISRGZT implements a fully compliant IEEE 802.3 PHY with integrated PMD sublayers for 10BASE-Te, 100BASE-TX, and 1000BASE-T operation over twisted-pair media. It supports both RGMII (with internal 1.8 ns skew compensation) and SGMII (625 MHz differential clock output) interfaces, enabling deterministic low-latency data path timing.
Its architecture includes precision clock synchronization features: synchronous Ethernet clock output (25 MHz or 125 MHz), Start of Frame Detect for IEEE 1588 timestamping, and RJ45 mirror mode for diagnostics. The device integrates bias resistor connection (RBIAS), programmable MAC interface termination impedance, and Wake-on-LAN packet detection for system-level power management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | –40°C to +85°C - qualified for industrial embedded computing and factory automation environments |
| Power Consumption | 457 mW at 1000BASE-T - enables thermally constrained designs without active cooling |
| TX/RX Latency | <90 ns TX, <290 ns RX - meets Time-Sensitive Networking (TSN) sub-microsecond determinism requirements |
| ESD Protection | ±8 kV IEC 61000-4-2 (contact) on MDI pins - eliminates need for external TVS diodes in most industrial layouts |
| MAC Interface | RGMII or SGMII - supports direct connection to TI Sitara, NXP i.MX, or Xilinx Zynq SoCs without glue logic |
| Clock Output | 25 MHz or 125 MHz synchronized - provides traceable reference for system timing and IEEE 1588 grandmaster synchronization |
| I/O Voltage | Configurable 1.8 V / 2.5 V / 3.3 V - matches diverse SoC I/O domains without level shifters |
Pinout & Package
DP83867ISRGZT uses a 48-pin VQFN (RGZ) package, 7 mm × 7 mm, with exposed thermal pad (DAP = GND). Pin functions are validated per TI SNLS504G Rev JUNE 2026.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TD_P_A / TD_M_A TD_P_B / TD_M_B TD_P_C / TD_M_C TD_P_D / TD_M_D | MDI Differential Pairs | Direct connection to transformer center-taps; support full-duplex 10/100/1000BASE-T signaling with integrated termination |
| GTX_CLK / RX_CLK | RGMII Clock Signals | GTX_CLK: 125 MHz continuous transmit clock sourced from MAC; RX_CLK: recovered receive clock (2.5/25/125 MHz) |
| TX_D0–TX_D3 / RX_D0–RX_D3 | RGMII Data Bus | 4-bit bidirectional data paths synchronized to respective clocks; enable 1 Gbps throughput with 1.8 ns internal skew compensation |
| SGMII_SIP/SON/COP/CON | SGMII Differential I/O | 625 MHz differential clock/data interface; AC-coupled via 0.1 µF capacitors; eliminates timing jitter from single-ended clock distribution |
| MDC / MDIO | IEEE 802.3 Management Interface | 25 MHz max serial bus for register configuration and link status monitoring; requires external 2.2 kΩ pull-up on MDIO |
| INT/PWDN | Interrupt / Power-Down Control | Open-drain interrupt output or active-low hardware power-down entry; dual-function pin reduces board routing complexity |
Key Features
| Feature | Design Value |
|---|---|
| 16 Programmable RGMII Delay Modes | Enables precise PCB trace length matching across TX/RX data/clock paths without external delay lines or FPGA logic |
| Integrated MDI Termination Resistors | Eliminates 8 external 50 Ω resistors per pair, reducing BOM count and layout area by >20 mm² |
| Start of Frame Detect for IEEE 1588 | Hardware-accelerated timestamp trigger with ±8 ns variation (100 Mbps), enabling sub-microsecond time synchronization accuracy |
| Cable Diagnostics | Identifies open/short faults and cable length estimation up to 120 m using TDR-based PHY layer analysis |
| RJ45 Mirror Mode | Allows real-time monitoring of live MDI traffic on a secondary port for non-intrusive network debugging and protocol analysis |
Applications
| Industrial Motor Drives | Factory Automation Controllers |
|---|---|
Use Scenario: Real-time EtherCAT or PROFINET communication between PLC and servo drives in CNC machinery. IC Role / Device Role / Timing Role: PHY layer transceiver providing deterministic 1000BASE-T link with <290 ns RX latency and IEEE 1588 Start of Frame detection for synchronized motion control. Use Value: Enables sub-100 µs cycle times and jitter-free axis coordination without external timing ICs or FPGA-based timestamping logic. | Use Scenario: Distributed I/O modules connecting sensors/actuators to central HMI via industrial Ethernet backbone. IC Role / Device Role / Timing Role: Robust PHY with ±8 kV IEC 61000-4-2 ESD protection and EN55011 Class B emissions compliance for noisy factory floor deployment. Use Value: Eliminates field failures due to electrostatic discharge and ensures EMC certification without additional filtering components. |
| Test & Measurement Equipment | Industrial Embedded Computing |
Use Scenario: High-speed data acquisition systems requiring precise time-stamped packet capture over Gigabit Ethernet. IC Role / Device Role / Timing Role: Hardware timestamping engine with Start of Frame Detect and synchronous clock output for traceable system timing. Use Value: Achieves <±50 ns timestamp accuracy referenced to GPS-disciplined oscillator, avoiding software-induced jitter in Linux-based DAQ stacks. | Use Scenario: Fanless edge gateways aggregating Modbus TCP, MQTT, and OPC UA traffic in oil & gas remote terminals. IC Role / Device Role / Timing Role: Low-power (457 mW) industrial PHY supporting Wake-on-LAN and fast link drop mode for energy-efficient always-on connectivity. Use Value: Reduces idle power by >60% versus commercial-grade PHYs while maintaining full 1000BASE-T performance at –40°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Ethernet PHY applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Marvell 88E1512-B0-NNB2C000 | Commercial temp grade (0°C to +70°C); no integrated MDI termination; requires external 25 MHz oscillator | Lacks industrial temperature rating and ESD robustness; not suitable for factory floor deployment without redesign | Select only for cost-sensitive consumer or lab equipment where ambient temperature remains stable and ESD risk is low. |
| Microchip LAN8742AI-ABZ | 10/100 Mbps only; no 1000BASE-T support; lower ESD rating (±4 kV HBM); no SGMII interface | Cannot replace DP83867ISRGZT in Gigabit infrastructure or TSN-capable systems | Consider only for legacy 100BASE-TX applications with strict BOM cost targets and no future bandwidth upgrade path. |
Compared with Marvell 88E1512-B0-NNB2C000 and Microchip LAN8742AI-ABZ, DP83867ISRGZT delivers industrial-grade reliability, integrated signal conditioning, and native TSN readiness-making it the sole option among the three for deterministic Gigabit Ethernet in harsh environments.
Availability
DP83867ISRGZT is available at Aetrix Electronics and suitable for industrial motor drives, factory automation controllers, test and measurement equipment, and industrial embedded computing requiring stable component supply across extended lifecycle programs.
Supply support for DP83867ISRGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions with over 90 years of innovation in industrial and automotive electronics.
The DP83867 product line was designed specifically for robust, low-latency Ethernet connectivity in industrial automation, motion control, and time-sensitive networking applications-emphasizing ESD immunity, thermal stability, and IEEE 1588 hardware acceleration.
FAQ
What is the operating temperature range of the DP83867ISRGZT?
The DP83867ISRGZT is rated for –40°C to +85°C operation, qualifying it for industrial environments including motor drives, PLCs, and outdoor edge gateways. This range is confirmed in TI's SNLS504G datasheet Section 4 (Device Comparison) and Section 6.3 (Recommended Operating Conditions). The "IS" suffix explicitly denotes the industrial temperature grade, distinguishing it from commercial (CS) and extended (E) variants. DP83867ISRGZT maintains full 10/100/1000BASE-T functionality across this entire range without derating.
Does DP83867ISRGZT support IEEE 1588 Precision Time Protocol?
Yes, DP83867ISRGZT supports IEEE 1588 via hardware-accelerated Start of Frame (SFD) detection, with specified receive SFD variation of ±8 ns at 1000 Mbps (Section 6.12). It provides synchronous clock outputs (25 MHz or 125 MHz) and precise latency values (<90 ns TX, <290 ns RX) required for transparent clock and boundary clock implementations. DP83867ISRGZT does not include full PTP stack processing but delivers the critical PHY-layer timing primitives needed for SoC- or FPGA-based PTP engines.
What MAC interfaces does DP83867ISRGZT support?
DP83867ISRGZT supports both Reduced Gigabit Media Independent Interface (RGMII) and Serial Gigabit Media Independent Interface (SGMII). RGMII operates with GTX_CLK and RX_CLK at 125 MHz (1000 Mbps), 25 MHz (100 Mbps), or 2.5 MHz (10 Mbps), while SGMII uses 625 MHz differential clock/data pairs (SGMII_SIP/SON/COP/CON). Both interfaces are electrically validated and documented in Sections 5.1 and 6.9–6.10 of the SNLS504G datasheet. DP83867ISRGZT does not support GMII, MII, or RMII.
How does DP83867ISRGZT handle ESD protection on Ethernet ports?
DP83867ISRGZT exceeds IEC 61000-4-2 Level 4 ESD immunity with ±8 kV contact discharge on all eight MDI pins (TD_P_A/M_A through TD_P_D/M_D), as verified in Section 6.2 of the datasheet. This eliminates the need for external TVS diodes in most industrial designs. Non-MDI pins are rated at ±2.5 kV HBM. The robust front-end design allows direct connection to magnetics without additional protection circuitry-reducing BOM cost and PCB area while ensuring compliance with EN61000-6-2 immunity standards.
Is DP83867ISRGZT pin-compatible with other members of the DP83867 family?
Yes, DP83867ISRGZT shares identical 48-pin VQFN (RGZ) packaging, pinout, and footprint with DP83867CSR GZ and DP83867ERGZ. All three variants use the same mechanical outline, thermal pad configuration, and signal-to-pin mapping per Figure 5-1 and Table 5-1. Differences are limited to temperature grade, ESD rating on MDI pins (±8 kV for IS/ERGZ vs. ±6 kV for CSR GZ), and junction temperature limits-enabling drop-in replacement during design-in or qualification without PCB revision.
DP83867ISRGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-VFQFN Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- Ethernet
- Function:
- Physical Layer Controller
- Interface:
- Serial
- Standards:
- 10/100/1000 Base-TX PHY
- Voltage - Supply:
- 2.375V ~ 2.625V, 1.71V ~ 1.89V, 0.95V ~ 1.155V
- Current - Supply:
- 157mA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-VQFN (7x7)
- Grade:
- -
- Qualification:
- -
DP83867ISRGZT FAQ
1.How can I place an order for DP83867ISRGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for DP83867ISRGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DP83867ISRGZT reliable?
The price and inventory of DP83867ISRGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DP83867ISRGZT is usually 5 days.
3.What payment methods are accepted for DP83867ISRGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DP83867ISRGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DP83867ISRGZT?
DP83867ISRGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DP83867ISRGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DP83867ISRGZT?
For technical support, including DP83867ISRGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DP83867ISRGZT requirements.
6.How does Aetrix verify that DP83867ISRGZT is sourced from the original manufacturer or authorized distributors?
All DP83867ISRGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DP83867ISRGZT meets industry standards.
7.What is the process for return or replacement of DP83867ISRGZT?
All DP83867ISRGZT units undergo pre-shipment inspection (PSI). If there is an issue with DP83867ISRGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DP83867ISRGZT part is unused and in its original packaging.
Return procedure for DP83867ISRGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DP83867ISRGZT Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

