Texas Instruments DRV10964FFDSNR
- Part No.:
- DRV10964FFDSNR
- Manufacturer:
- Texas Instruments
- Category:
- Motor Drivers, Controllers
- Package:
- 10-UFDFN Exposed Pad
- Datasheet:
-
DRV10964FFDSNR.pdf
- Description:
- IC MOTOR DRIVER 2.1V-5.5V 10SON
- Quantity:
- Payment:

- Shipping:

Inventory:2,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DRV10964FFDSNR from Texas Instruments is a three-phase sensorless BLDC motor driver IC with integrated power MOSFETs, designed for ultra-quiet CPU fan applications. It operates from 2.1 V to 5.5 V, delivers up to 500 mA output current, features 180° sinusoidal control, and includes lock detection, anti-voltage surge (AVS), and thermal shutdown. Its primary circuit role is closed-loop commutation control of 3-phase BLDC fans in portable computing systems.
For engineers reviewing the DRV10964FFDSNR datasheet, DRV10964FFDSNR pinout, DRV10964FFDSNR application, or DRV10964FFDSNR equivalent, key selection considerations include handoff threshold configuration via CONFIG pin, FG/FGS tach feedback options, FR-directional control timing, and USON-10 thermal pad layout requirements for notebook fan EMI and thermal performance.
Technical Context
The DRV10964FFDSNR implements a proprietary sensorless windowless 180° sinusoidal control scheme that minimizes torque ripple and acoustic noise. It performs real-time BEMF integration to estimate motor Kt and Rm during spin-up, enabling adaptive closed-loop commutation without Hall sensors or back-EMF zero-crossing windows.
Its functional block integrates PWM duty-cycle decoding (9-bit resolution), configurable handoff threshold selection (via CONFIG resistor divider), dual-mode FG output (BEMF comparator or frequency-divided tach), and five independent lock-detection algorithms-including abnormal Kt, frequency overflow, and accelerate-abnormal triggers-each with defined tON_LOCK (0.33 s) and tOFF_LOCK (5.9 s) timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.1 V to 5.5 V - supports single-cell Li-ion or regulated 3.3 V/5 V rails in portable fan systems. |
| Output Current | 500 mA - sufficient for low-power 3-phase BLDC fans up to ~1.5 W mechanical output. |
| Quiescent Current | 15 µA (typical) in sleep mode - enables battery-aware fan control with minimal standby drain. |
| H+L RDS(on) | <1.5 Ω - reduces conduction loss and self-heating in thermally constrained USON-10 package. |
| PWM Input Frequency | 15 kHz to 100 kHz - compatible with standard MCU PWM peripherals and avoids audible switching noise. |
| Thermal Resistance | RθJC(bot) = 2.9 °C/W - requires exposed thermal pad soldered to PCB ground plane for safe 125°C junction operation. |
| Lock Detect Time | tON_LOCK = 0.33 s - fast stall response prevents coil saturation and thermal runaway in stalled-fan scenarios. |
Pinout & Package
DRV10964FFDSNR is housed in a 3.00 mm × 3.00 mm, 10-pin USON (Ultra-Thin Small Outline No-lead) package with an exposed thermal pad on the bottom surface. The thermal pad must be soldered to a PCB ground plane for optimal thermal dissipation and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (FG) | Open-drain tach output | Provides motor speed indication; logic level toggles at frequency proportional to RPM (configurable via FGS). |
| 2 (FGS) | Input selector | Latched at power-up; selects FG source: BEMF comparator (FGS=1) or divided phase frequency (FGS=0). |
| 3 (VCC) | Power supply input | Supplies both logic core and integrated MOSFET drivers; requires local 2.2 µF ceramic decoupling. |
| 4 (W) | Motor phase output | High-side/low-side driven terminal for phase W; connects directly to motor winding. |
| 5 (GND) | Ground reference | Common return for power, logic, and thermal pad; must be low-impedance connection to minimize noise. |
| 6 (V) | Motor phase output | High-side/low-side driven terminal for phase V; shares same drive architecture and protection as U/W. |
| 7 (U) | Motor phase output | High-side/low-side driven terminal for phase U; used for initial alignment and BEMF sensing. |
| 8 (FR) | Direction control input | Dynamically configurable; logic high selects U→W→V sequence, logic low selects U→V→W. |
| 9 (CONFIG) | Handoff threshold input | Latched at power-up; resistor divider sets transition speed from open-loop align to closed-loop commutation. |
| 10 (PWM) | Speed command input | Accepts 15–100 kHz PWM signal; duty cycle (0.38%–100%) maps to 9-bit amplitude control of sinusoidal outputs. |
Key Features
| Feature | Design Value |
|---|---|
| Sensorless 180° sinusoidal control | Eliminates torque ripple-induced acoustic noise in CPU fans without external position sensors or complex tuning. |
| Five-lock-detection schemes | Enables robust stall recovery across mechanical shock, slow-load buildup, and electrical faults-no firmware intervention required. |
| Anti-Voltage Surge (AVS) | Prevents VCC rail overvoltage during rapid deceleration or tri-state transitions by redirecting inductive energy to GND. |
| Configurable handoff threshold | Allows optimization of open-loop-to-closed-loop transition speed per motor type using external resistor on CONFIG pin. |
| Integrated MOSFETs + thermal pad | Reduces BOM count and PCB area while enabling 500 mA drive in 9 mm² footprint-ideal for space-constrained fan modules. |
Applications
| Notebook CPU Fan Control | Game Console Cooling Fan |
|---|---|
Use Scenario: Thermal management of Intel Core i7 or AMD Ryzen mobile processors under variable load. IC Role / Device Role / Timing Role: Sensorless commutation controller generating synchronized 3-phase sinusoidal gate drive with FG tach feedback for closed-loop speed regulation. Use Value: Enables silent fan operation below 30 dB(A) at low loads while maintaining precise RPM control via PWM input and CONFIG-set handoff point. |
Use Scenario: Active cooling of GPU and SoC die in PlayStation or Xbox platforms during sustained gaming sessions. IC Role / Device Role / Timing Role: Motor driver with AVS and thermal shutdown protecting against sudden airflow blockage or heatsink detachment. Use Value: Prevents thermal runaway during fan stall via 0.33 s lock detect and automatic restart after 5.9 s, ensuring system reliability without host intervention. |
| ASIC/FPGA Heat Sink Fan | Industrial Embedded Fan Module |
Use Scenario: Forced-air cooling of high-power FPGA transceivers or ASIC SerDes lanes in telecom baseband units. IC Role / Device Role / Timing Role: Low-noise motor controller interfacing with FPGA GPIO for PWM speed command and FG status monitoring. Use Value: Delivers <1.5 Ω total RDS(on) and 15 µA sleep current-minimizing power loss and extending uptime in always-on edge compute nodes. |
Use Scenario: Fan subsystem in DIN-rail mounted PLC or industrial gateway requiring long-term reliability and EMC compliance. IC Role / Device Role / Timing Role: Integrated driver with UVLO, short-circuit protection (1.8 A limit), and -40°C to +125°C operating range. Use Value: Eliminates need for external current-sense resistors or discrete protection ICs-reducing failure points in harsh environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase sensorless BLDC motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DRV10974FFDSNR | Higher 1.2 A output current, extended 1.8–20 V supply range, and enhanced AVS with faster current sinking. | Better suited for larger 5–12 V fans (e.g., server chassis fans); not drop-in due to different CONFIG voltage thresholds and FG timing. | Select when higher current or wider VIN is required; revalidate handoff configuration and thermal layout. |
| MP6532DJ-LF-Z | Monolithic 3-phase driver with 1.5 A rating, but uses trapezoidal (not sinusoidal) commutation and lacks integrated lock detection. | Lower cost for basic fan control where acoustic noise is less critical; requires external tach conditioning and stall handling. | Choose for cost-sensitive, non-audio-critical applications; expect higher EMI and reduced low-speed smoothness vs. DRV10964FFDSNR. |
Compared with DRV10974FFDSNR and MP6532DJ-LF-Z, the DRV10964FFDSNR uniquely balances ultra-low acoustic noise, integrated stall recovery, and compact USON-10 packaging-making it the preferred choice for space- and noise-constrained portable fan designs requiring no external sensors or protection components.
Availability
DRV10964FFDSNR is available at Aetrix Electronics and suitable for notebook CPU fan control, game console cooling systems, and ASIC heat sink fan applications requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for DRV10964FFDSNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in motor control ICs for consumer and industrial markets.
The DRV10964FFDSNR belongs to TI's precision BLDC fan driver product line, engineered specifically for ultra-quiet, sensorless, low-BOM-count thermal management in portable electronics-prioritizing acoustic performance, integrated protection, and ease of system integration.
FAQ
What is the recommended decoupling capacitor for DRV10964FFDSNR VCC?
A 2.2 µF X5R/X7R ceramic capacitor placed within 2 mm of the VCC and GND pins is required per the datasheet. This value ensures stable operation during PWM-driven current transients and suppresses high-frequency switching noise generated by the integrated MOSFETs. Larger bulk capacitance may be added externally, but the 2.2 µF local cap is mandatory for reliable startup and lock-detection functionality in DRV10964FFDSNR.
How does the CONFIG pin affect DRV10964FFDSNR motor startup behavior?
The CONFIG pin sets the handoff speed threshold-i.e., the motor velocity at which the DRV10964FFDSNR transitions from open-loop alignment to closed-loop sinusoidal commutation. A resistor divider between VCC and GND applies a DC voltage to CONFIG, selecting one of 16 predefined thresholds (e.g., 12.5 Hz to 187.5 Hz). Incorrect CONFIG voltage causes premature or delayed handoff, leading to startup failure or audible "cogging" in DRV10964FFDSNR.
Can DRV10964FFDSNR drive a motor with more than 3 poles?
Yes-DRV10964FFDSNR supports any 3-phase BLDC motor regardless of pole count. The FG output frequency scales with electrical frequency: RPM = (FREQFG × 60) / (pole_pairs) when FGS = 0, or ×180 / (pole_pairs) when FGS = 1. The internal commutation logic adapts automatically; only the CONFIG handoff threshold and FG interpretation require adjustment based on motor pole-pair count in DRV10964FFDSNR.
What happens to DRV10964FFDSNR when the PWM input is held at 0 V?
When PWM is held at 0 V for ≥1 ms, DRV10964FFDSNR enters sleep mode, reducing quiescent current to 15 µA (typical). All phase outputs go high-impedance, FG holds last valid state, and internal logic remains powered but inactive. Recovery occurs on rising edge of PWM or when PWM floats (internal 1.5 MΩ pullup drives it high), triggering full re-initialization-identical to power-on sequence in DRV10964FFDSNR.
Is the thermal pad on DRV10964FFDSNR electrically connected to GND?
Yes-the exposed thermal pad on the DRV10964FFDSNR USON-10 package is internally connected to GND and must be soldered to a PCB ground plane. This connection provides the primary thermal path (RθJC(bot) = 2.9 °C/W) and also serves as a low-impedance return for high-frequency switching currents, reducing EMI and improving lock-detection stability in DRV10964FFDSNR.
DRV10964FFDSNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (3)
- Interface:
- PWM
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- Fan Motor Driver
- Current - Output:
- 500mA
- Voltage - Supply:
- 2.1V ~ 5.5V
- Voltage - Load:
- 2.1V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-SON (3x3)
DRV10964FFDSNR FAQ
1.How can I place an order for DRV10964FFDSNR through Aetrix?
Please submit a Request for Quotation (RFQ) for DRV10964FFDSNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DRV10964FFDSNR reliable?
The price and inventory of DRV10964FFDSNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DRV10964FFDSNR is usually 5 days.
3.What payment methods are accepted for DRV10964FFDSNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DRV10964FFDSNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DRV10964FFDSNR?
DRV10964FFDSNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DRV10964FFDSNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DRV10964FFDSNR?
For technical support, including DRV10964FFDSNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DRV10964FFDSNR requirements.
6.How does Aetrix verify that DRV10964FFDSNR is sourced from the original manufacturer or authorized distributors?
All DRV10964FFDSNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DRV10964FFDSNR meets industry standards.
7.What is the process for return or replacement of DRV10964FFDSNR?
All DRV10964FFDSNR units undergo pre-shipment inspection (PSI). If there is an issue with DRV10964FFDSNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DRV10964FFDSNR part is unused and in its original packaging.
Return procedure for DRV10964FFDSNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DRV10964FFDSNR Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

