Texas Instruments DRV8350FSRTVR
- Part No.:
- DRV8350FSRTVR
- Manufacturer:
- Texas Instruments
- Category:
- Motor Drivers, Controllers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
DRV8350FSRTVR.pdf
- Description:
- 102-V MAX 3-PHASE SMART GATE DRI
- Quantity:
- Payment:

- Shipping:

Inventory:5,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DRV8350FSRTVR from Texas Instruments is a 9–100-V, three-phase smart gate driver IC with integrated high- and low-side gate drivers, no integrated current shunt amplifiers, SPI interface, and WQFN-32 package. It delivers 50-mA to 1-A peak source and 100-mA to 2-A peak sink gate drive current, supports 6x/3x/1x PWM modes, and enables BLDC motor control in e-bikes and industrial servo drives.
For engineers reviewing the DRV8350FSRTVR datasheet, DRV8350FSRTVR pinout, DRV8350FSRTVR application, or DRV8350FSRTVR equivalent, this page provides verified functional safety support (IEC 61800-5-2), confirmed dead-time insertion, VGS handshake logic, dV/dt mitigation, and thermal shutdown behavior - all specific to the DRV8350FS variant in RTV package.
Technical Context
The DRV8350FSRTVR implements Smart Gate Drive (SGD) architecture with hardware-enforced minimum dead time and VGS handshake to prevent shoot-through, plus adjustable slew rate control for EMI reduction. Its charge pump supports 100% PWM duty cycle at up to 100-V VM, while the low-side linear regulator (VGLS) supplies 11 V for gate driving.
It uses SPI for configuration of protection thresholds, dead time (50–400 ns), and gate drive strength, and includes integrated VM UVLO, GDUV, VDS overcurrent, thermal warning/shutdown, and fault reporting via open-drain nFAULT. The device operates from –40°C to +125°C ambient with RθJA = 29.2°C/W.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range (VM) | 9 V to 75 V - powers gate drivers and internal regulators; supports wide-input industrial and e-mobility systems |
| Peak Gate Drive Current | 50 mA to 1 A source / 100 mA to 2 A sink - configurable via IDRIVE pin to match MOSFET Qg and switching speed requirements |
| Dead Time Control | Hardware-fixed at 100 ns - ensures shoot-through prevention without software dependency in H/W mode |
| Sleep Current | 20 µA at 48 V - enables ultra-low-power standby in battery-powered e-scooter and drone motor controllers |
| Interface Type | SPI (DRV8350FS) - allows real-time register access for fault logging, gain adjustment, and dynamic protection reconfiguration |
| Package | WQFN-32 (5.0 mm × 5.0 mm, RTV) - thermally enhanced with exposed pad for >10 W power dissipation in compact motor modules |
| Functional Safety Support | IEC 61800-5-2 documentation available - enables systematic safety analysis for industrial servo and collaborative robot drives |
Pinout & Package
DRV8350FSRTVR uses a 32-pin WQFN package (RTV) with 5.0 mm × 5.0 mm body and exposed thermal pad. Pin functions are defined per TI SLVSFV1B Rev B (August 2021).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INHA, INHB, INHC | High-side control inputs | Direct logic-level PWM inputs controlling GHA/GHB/GHC outputs; compatible with MCU GPIOs |
| INLA, INLB, INLC | Low-side control inputs | Direct logic-level PWM inputs controlling GLA/GLB/GLC outputs; support independent or complementary PWM modes |
| GHA, GHB, GHC | High-side gate driver outputs | Charge-pump-driven outputs delivering up to 12 V gate voltage referenced to SHx; tolerate VDRAIN up to 100 V |
| GLA, GLB, GLC | Low-side gate driver outputs | VGLS-referenced outputs delivering up to 12.5 V gate voltage; internally clamped to prevent negative overshoot |
| nFAULT | Fault indicator output | Open-drain signal pulled low during UVLO, OCP, OTSD, or shoot-through - requires external pullup for system-level fault detection |
| SCLK, SDI, SDO, nSCS | SPI interface pins | Full-duplex serial interface for reading status registers and writing configuration (e.g., DEAD_TIME, IDRIVEP) |
| ENABLE | Global enable input | Active-low control: logic low enters 20-µA sleep mode; 8–40 µs pulse resets fault latches |
| VDRAIN | Drain sense & charge pump reference | Connects to common drain node of high-side MOSFETs; sets charge pump operating point and VDS monitoring reference |
Key Features
| Feature | Design Value |
|---|---|
| Smart Gate Drive (SGD) architecture | Hardware-enforced VGS handshake and minimum dead time eliminate need for external timing circuits and reduce firmware complexity |
| Adjustable slew rate control | Configurable via SPI or hardware resistors to optimize EMI performance without sacrificing switching efficiency |
| Integrated protection suite | Includes VM UVLO, gate supply UVLO, VDS overcurrent, thermal warning/shutdown, and shoot-through prevention - all independently monitored |
| Dual-regulator power system | VGLS (11 V) powers low-side drivers; charge pump (VCP) powers high-side drivers - enables 100% duty cycle operation |
| Flexible PWM mode support | 6x, 3x, 1x, and independent modes reduce required MCU PWM outputs and simplify commutation logic for trapezoidal BLDC control |
Applications
| E-Bike Motor Controller | Industrial Servo Drive |
|---|---|
Use Scenario: 48-V battery-powered mid-drive e-bike with field-oriented control (FOC) requiring precise gate timing and fault resilience. IC Role / Device Role / Timing Role: Three-phase gate driver managing six N-channel MOSFETs; provides synchronized high-/low-side drive with shoot-through prevention and VDS-based overcurrent detection. Use Value: Enables compact, thermally efficient motor module design with integrated protection - eliminating discrete UVLO, dead-time, and current-sense amplifier components. |
Use Scenario: Factory automation servo drive supporting IEC 61800-5-2 functional safety requirements for emergency stop and safe torque off (STO). IC Role / Device Role / Timing Role: Smart gate driver executing safety-critical gate control with documented failure modes, diagnostic coverage, and fault signaling via nFAULT. Use Value: Reduces certification effort by providing TI's functional safety documentation package and hardware-based protections aligned with SIL2/PLe requirements. |
| Delivery Drone Propulsion | Collaborative Robot Joint Actuator |
Use Scenario: Lightweight quadcopter propulsion system requiring rapid throttle response, low quiescent current, and robust dV/dt immunity in noisy EMI environments. IC Role / Device Role / Timing Role: Gate driver enabling fast-switching GaN or SiC FETs with programmable slew rate and strong pulldown to suppress parasitic turn-on. Use Value: Achieves <20 µA sleep current and <1 ms wake-up latency - extending flight time and enabling instant restart after low-power state. |
Use Scenario: Torque-controlled cobot joint using sensored 120° commutation with real-time current feedback and thermal derating. IC Role / Device Role / Timing Role: Gate driver with 1x PWM mode and internal commutation table, interfacing to position encoder and MCU for simplified trapezoidal control. Use Value: Eliminates need for external commutation logic or complex FOC algorithms - reducing BOM count and firmware development time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DRV8350FHRTVR | Hardware-only interface (no SPI); identical pinout and gate drive specs; lacks register configurability | Suitable for cost-sensitive, fixed-function designs where SPI diagnostics or dynamic tuning are unnecessary | Select DRV8350FHRTVR when firmware simplicity and lower BOM cost outweigh need for fault logging or runtime parameter adjustment |
| DRV8353FSRTAR | 40-pin WQFN with integrated triple shunt amplifiers (gain 5–40 V/V); same SPI interface and SGD architecture | Required when inline motor phase current sensing is needed without external op-amps or ADC front-end | Choose DRV8353FSRTAR only if current sensing is mandatory - it adds 8 pins, larger footprint, and higher cost versus DRV8350FSRTVR |
Compared with DRV8350FHRTVR, the DRV8350FSRTVR adds SPI-based diagnostics and configuration flexibility at identical gate drive performance; compared with DRV8353FSRTAR, it removes integrated amplifiers to reduce size, cost, and layout complexity where external current sensing is already implemented.
Availability
DRV8350FSRTVR is available at Aetrix Electronics and suitable for e-mobility power stages, industrial servo drives, and autonomous delivery systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for DRV8350FSRTVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in motor control ICs.
The DRV835xF family was designed specifically for high-voltage, three-phase BLDC motor control in space-constrained, thermally demanding applications - emphasizing integration, protection, and functional safety readiness.
FAQ
What is the maximum VM supply voltage supported by the DRV8350FSRTVR?
The DRV8350FSRTVR supports a maximum VM supply voltage of 75 V under recommended operating conditions. Absolute maximum rating is 80 V, but sustained operation above 75 V risks exceeding thermal limits or violating gate drive regulator specifications. For 100-V drain operation, VDRAIN must be used as the charge pump reference while VM remains ≤75 V.
Does the DRV8350FSRTVR include integrated current sense amplifiers?
No, the DRV8350FSRTVR does not include integrated current shunt amplifiers. It belongs to the "F" variant without amplifiers (per TI device comparison table). Current sensing must be implemented externally using discrete amplifiers or MCU ADCs. For integrated amplifiers, consider DRV8353FSRTAR instead.
How is dead time controlled on the DRV8350FSRTVR?
On the DRV8350FSRTVR, dead time is fixed at 100 ns in hardware mode (DRV8350FH) but configurable via SPI register (DEAD_TIME bits) in the FS variant - offering 50 ns, 100 ns, 200 ns, or 400 ns options. This hardware-enforced minimum prevents shoot-through regardless of input timing skew or software errors.
What package type and thermal characteristics apply to the DRV8350FSRTVR?
The DRV8350FSRTVR uses a 32-pin WQFN package (RTV) with 5.0 mm × 5.0 mm body and exposed thermal pad. Its junction-to-ambient thermal resistance (RθJA) is 29.2°C/W, and junction-to-board (RθJB) is 9.2°C/W - enabling >10 W continuous power dissipation with proper PCB copper area and thermal vias.
Can the DRV8350FSRTVR operate with 100% PWM duty cycle?
Yes, the DRV8350FSRTVR supports 100% PWM duty cycle via its integrated high-side charge pump (VCP), which generates gate drive voltage referenced to VDRAIN. This eliminates bootstrap capacitor limitations and enables full-duty-cycle operation even at low VM voltages down to 9 V.
DRV8350FSRTVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Multiphase
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Commutation, Direction Management
- Output Configuration:
- Half Bridge (3)
- Interface:
- SPI
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- Brushless DC (BLDC)
- Current - Output:
- 25mA
- Voltage - Supply:
- 6V ~ 95V
- Voltage - Load:
- 9V ~ 75V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-WQFN (5x5)
DRV8350FSRTVR FAQ
1.How can I place an order for DRV8350FSRTVR through Aetrix?
Please submit a Request for Quotation (RFQ) for DRV8350FSRTVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DRV8350FSRTVR reliable?
The price and inventory of DRV8350FSRTVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DRV8350FSRTVR is usually 5 days.
3.What payment methods are accepted for DRV8350FSRTVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DRV8350FSRTVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DRV8350FSRTVR?
DRV8350FSRTVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DRV8350FSRTVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DRV8350FSRTVR?
For technical support, including DRV8350FSRTVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DRV8350FSRTVR requirements.
6.How does Aetrix verify that DRV8350FSRTVR is sourced from the original manufacturer or authorized distributors?
All DRV8350FSRTVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DRV8350FSRTVR meets industry standards.
7.What is the process for return or replacement of DRV8350FSRTVR?
All DRV8350FSRTVR units undergo pre-shipment inspection (PSI). If there is an issue with DRV8350FSRTVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DRV8350FSRTVR part is unused and in its original packaging.
Return procedure for DRV8350FSRTVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DRV8350FSRTVR Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

