Texas Instruments DRV8436ERGER
- Part No.:
- DRV8436ERGER
- Manufacturer:
- Texas Instruments
- Category:
- Motor Drivers, Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
DRV8436ERGER.pdf
- Description:
- INDUSTRIAL STEPPER DRIVER
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DRV8436ERGER from Texas Instruments is a dual H-bridge motor driver IC for bipolar stepper or dual brushed-DC motors, featuring integrated current sensing (±7.5% full-scale accuracy), 4.5–48 V operating supply range, 900 mΩ total RDS(ON) (HS + LS) at 24 V/25°C, and Smart Tune dynamic decay control. It delivers up to 1.5-A full-scale or 1.1-A rms per bridge and supports PHASE/ENABLE interface.
For engineers reviewing the DRV8436ERGER datasheet, DRV8436ERGER pinout, DRV8436ERGER application, or DRV8436ERGER equivalent, this page provides verified functional identity, validated VQFN-24 pin mapping, confirmed current regulation architecture, thermal performance data, and real-world motor control use cases - all specific to the DRV8436ERGER variant.
Technical Context
The DRV8436ERGER integrates two independent N-channel H-bridges with internal current mirror-based sensing-eliminating external shunt resistors-and configurable off-time PWM chopping (7/16/24/32 μs). Its Smart Tune decay dynamically adjusts between slow, mixed, and fast decay modes per bridge based on real-time winding behavior and load transients.
Control is implemented via PHASE/ENABLE logic (not PWM), with dedicated ADECAY/BDECAY quad-level inputs selecting decay mode per bridge and TOFF setting off-time. Protection includes VM UVLO (4.25 V nominal), charge pump undervoltage detection, overcurrent shutdown (2.4-A peak), and thermal shutdown (150°C junction).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 48 V - supports wide industrial motor bus voltages without external regulators. |
| Output Current Capability | 1.5-A full-scale / 1.1-A rms per H-bridge - defines maximum continuous torque delivery under thermal limits. |
| Total RDS(ON) | 900 mΩ (HS + LS) at 24 V, 25°C - determines conduction loss and thermal rise during sustained drive. |
| Current Sense Accuracy | ±7.5% full-scale - enables precise closed-loop current control without calibration or external resistors. |
| Logic Interface | PHASE/ENABLE - simplifies microcontroller interfacing with minimal GPIO count and no timing-critical PWM generation. |
| Decay Mode Options | Smart Tune Dynamic, slow, mixed (30% fast), fast - selectable per bridge to optimize ripple, settling time, and efficiency. |
| Sleep Current | 2 µA - enables ultra-low-power standby in battery-operated or energy-sensitive systems. |
Pinout & Package
VQFN-24 package (4.0 mm × 4.0 mm) with exposed thermal pad; RoHS-compliant, moisture-sensitive level 2a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AOUT1, AOUT2 | H-bridge A motor outputs | Direct connection points to one motor winding; support bidirectional current flow and braking. |
| BOUT1, BOUT2 | H-bridge B motor outputs | Direct connection points to second motor winding; electrically isolated from Bridge A. |
| APH, AEN | Bridge A control inputs | PHASE/ENABLE interface: APH sets direction; AEN enables/disables H-bridge A output stage. |
| BPH, BEN | Bridge B control inputs | PHASE/ENABLE interface: BPH sets direction; BEN enables/disables H-bridge B output stage. |
| VREFA, VREFB | Current reference inputs | Analog voltage inputs (0.05–3.3 V) that set full-scale chopping current via IFS = VREFx/2.2 V/A. |
| ADECAY, BDECAY | Quad-level decay mode select | Resistor- or voltage-programmed pins selecting Smart Tune, slow, mixed, or fast decay per bridge. |
| TOFF | Off-time configuration input | Quad-level pin setting PWM chopping off-time to 7, 16, 24, or 32 μs per cycle. |
| nFAULT | Open-drain fault indicator | Asserted low on UVLO, OCP, OTSD, or CPUV; requires external pull-up for system-level fault monitoring. |
| nSLEEP | Low-power enable input | Active-high logic input; drives device into 2-µA sleep state when pulled low (internal pulldown). |
| VM, PGND, GND | Power supply terminals | VM (4.5–48 V motor rail); PGND (high-current power ground); GND (logic ground) - must be connected separately per layout guidelines. |
| VCP, CPH, CPL | Charge pump circuit nodes | VCP supplies gate drive for high-side FETs; CPH/CPL require 0.022-μF ceramic capacitor for switching. |
| DVDD | Internal LDO output | 5-V regulated logic supply (4.5–5.5 V) powering internal circuitry; bypassed with 0.47-μF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated current sense | Eliminates external shunt resistors and associated board area, power loss, and calibration effort. |
| Smart Tune Dynamic Decay | Automatically optimizes decay mode per PWM cycle to minimize current ripple while maintaining step response. |
| Configurable off-time PWM | Four discrete tOFF values (7/16/24/32 μs) allow tuning of current regulation frequency and ripple trade-offs. |
| Ultra-low sleep current | 2 µA quiescent draw enables long-term standby in portable or energy-harvesting motor systems. |
| Comprehensive protection suite | Includes VM UVLO, charge pump UV, overcurrent shutdown, thermal shutdown, and fault reporting via nFAULT. |
Applications
| Printers and Scanners | IP Network Cameras |
|---|---|
Use Scenario: Precision paper feed and scan head positioning using bipolar stepper motors. IC Role / Device Role / Timing Role: Dual H-bridge driver with integrated current regulation and Smart Tune decay for smooth, low-vibration stepping motion. Use Value: Eliminates external current sense resistors and reduces firmware tuning effort while maintaining sub-micron positional accuracy. |
Use Scenario: Pan-tilt-zoom (PTZ) actuation in compact IP cameras with space-constrained PCBs. IC Role / Device Role / Timing Role: Compact dual brushed-DC motor driver enabling independent control of pan and tilt axes. Use Value: VQFN-24 footprint (4.0 mm × 4.0 mm) saves >40% board area vs. HTSSOP alternatives while delivering 1.5-A full-scale drive. |
| ATMs and Currency Counters | Vacuum and Toy Robotics |
Use Scenario: High-reliability document transport and currency validation mechanisms requiring bidirectional DC motor control. IC Role / Device Role / Timing Role: Dual brushed-DC motor driver with PHASE/ENABLE interface and robust overcurrent/thermal protection. Use Value: 2.4-A peak current handling and 48-V operation support high-torque transport rollers under variable mechanical load. |
Use Scenario: Low-cost, battery-powered robotic platforms requiring compact motor drivers with minimal external components. IC Role / Device Role / Timing Role: Dual H-bridge controller enabling four unidirectional or two bidirectional brushed-DC motors. Use Value: Integrated current sensing and 2-µA sleep mode extend battery life while simplifying BOM and layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual H-bridge motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DRV8436EPWPR | HTSSOP-28 package (9.7 mm × 4.4 mm); identical electrical specs and PHASE/ENABLE interface. | Preferred where thermal dissipation requirements exceed VQFN-24 capability or where legacy HTSSOP layout reuse is needed. | Select DRV8436EPWPR for higher-power designs needing lower RθJA (31.3°C/W vs. 41.3°C/W) or existing HTSSOP footprints. |
| DRV8412DWR | Single H-bridge, 5-A peak, PWM interface only; no Smart Tune or integrated current sense - requires external shunts. | Used in high-current single-axis applications where dual-bridge integration is unnecessary and cost-per-amp is prioritized. | Choose DRV8412DWR only if driving one high-current motor (>2.4 A) and external current sensing is acceptable. |
Compared with DRV8436EPWPR, the DRV8436ERGER offers superior board-area efficiency but slightly higher thermal resistance; compared with DRV8412DWR, it provides dual-bridge integration, Smart Tune decay, and resistorless current sensing - at the cost of lower peak current rating.
Availability
DRV8436ERGER is available at Aetrix Electronics and suitable for printers and scanners, IP network cameras, ATMs and currency counters, and vacuum robotics requiring stable component supply across production lifecycles.
Supply support for DRV8436ERGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in motor control, power management, and signal chain solutions.
The DRV8436E product line delivers highly integrated, thermally efficient dual H-bridge drivers for space-constrained industrial and consumer motion control applications - designed to reduce system cost and accelerate time-to-market.
FAQ
What is the control interface type supported by the DRV8436ERGER?
DRV8436ERGER uses a PHASE/ENABLE control interface - not PWM - where the PH input determines motor direction (forward/reverse) and the EN input enables or disables the H-bridge output stage. This interface reduces MCU GPIO requirements and eliminates the need for precise PWM timing generation. The DRV8436ERGER does not support PWM-only control; that functionality is exclusive to the DRV8436P variant.
How does the integrated current sensing in DRV8436ERGER eliminate external shunt resistors?
DRV8436ERGER implements an internal current mirror architecture that monitors the voltage drop across its own power MOSFETs during conduction, rather than relying on external shunt resistors. This approach achieves ±7.5% full-scale current accuracy while removing board space, power loss, and calibration overhead associated with discrete sense resistors - a key differentiator confirmed in the device's functional description and electrical characteristics table.
What decay modes are available on the DRV8436ERGER and how are they selected?
DRV8436ERGER supports Smart Tune Dynamic Decay, slow decay, mixed decay (30% fast), and fast decay - selected independently per H-bridge using the quad-level ADECAY and BDECAY pins. These pins accept resistor-divider or direct voltage configurations (0 V, Hi-Z, 330 kΩ to GND, or DVDD) to set decay behavior. Smart Tune automatically adapts decay mode each PWM cycle to minimize ripple while preserving step response - a feature explicitly documented in Section 7.3.4.4 of the datasheet.
What is the maximum continuous output current per bridge for DRV8436ERGER?
The DRV8436ERGER delivers up to 1.5-A full-scale or 1.1-A rms output current per H-bridge under recommended operating conditions - dependent on ambient temperature, supply voltage, and PCB thermal design. Peak current capability is 2.4 A, but sustained operation above 1.5 A requires careful thermal management due to the VQFN-24 package's RθJA of 41.3°C/W. This specification is defined in Section 6.3 (Recommended Operating Conditions) and validated in thermal characterization data.
Does DRV8436ERGER include built-in protection features, and which ones are active?
Yes, DRV8436ERGER includes VM undervoltage lockout (UVLO at 4.25 V nominal), charge pump undervoltage (CPUV), overcurrent protection (OCP at 2.4-A peak), thermal shutdown (OTSD at 150°C junction), and fault reporting via open-drain nFAULT output. All protections are hardware-based, internally monitored, and asserted without software intervention - confirmed in Sections 1 (Features), 6.5 (Electrical Characteristics), and 7.3.5 (Protection Circuits) of the official datasheet.
DRV8436ERGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (2)
- Interface:
- PWM
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- 1.5A
- Voltage - Supply:
- 0V ~ 5.3V
- Voltage - Load:
- 4.5V ~ 48V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
DRV8436ERGER FAQ
1.How can I place an order for DRV8436ERGER through Aetrix?
Please submit a Request for Quotation (RFQ) for DRV8436ERGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DRV8436ERGER reliable?
The price and inventory of DRV8436ERGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DRV8436ERGER is usually 5 days.
3.What payment methods are accepted for DRV8436ERGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DRV8436ERGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DRV8436ERGER?
DRV8436ERGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DRV8436ERGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DRV8436ERGER?
For technical support, including DRV8436ERGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DRV8436ERGER requirements.
6.How does Aetrix verify that DRV8436ERGER is sourced from the original manufacturer or authorized distributors?
All DRV8436ERGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DRV8436ERGER meets industry standards.
7.What is the process for return or replacement of DRV8436ERGER?
All DRV8436ERGER units undergo pre-shipment inspection (PSI). If there is an issue with DRV8436ERGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DRV8436ERGER part is unused and in its original packaging.
Return procedure for DRV8436ERGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DRV8436ERGER Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

