Texas Instruments DRV8701ERGET
- Part No.:
- DRV8701ERGET
- Manufacturer:
- Texas Instruments
- Category:
- Motor Drivers, Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
DRV8701ERGET.pdf
- Description:
- IC MOTOR DRIVER 0V-5.5V 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,159
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DRV8701ERGET from Texas Instruments is a single H-bridge gate driver IC designed to control four external N-channel MOSFETs in brushed DC motor applications. It operates from 5.9 V to 45 V, delivers 9.5-V high-side and 4.3-V low-side gate drive (at VM = 5.9 V), integrates dual LDOs (3.3 V/30 mA and 4.8 V/30 mA), and supports PH/EN interface mode for bidirectional motor control in industrial pumps and robotics.
For engineers reviewing the DRV8701ERGET datasheet, DRV8701ERGET pinout, DRV8701ERGET application, or DRV8701ERGET equivalent, key selection criteria include configurable gate drive current (6–150 mA source / 12.5–300 mA sink), integrated shunt amplifier (20 V/V gain), 9 µA sleep-mode quiescent current, and protection features including VM UVLO, overcurrent detection, and thermal shutdown.
Technical Context
The DRV8701ERGET implements a charge-pump-based high-side gate driver with regulated VGS output (9.5 V nominal when VM > 12 V), enabling full enhancement of external N-channel FETs without bootstrap capacitors. Its fixed off-time PWM current regulation uses an internal comparator comparing amplified sense voltage (SP/SN × 20) against VREF to limit motor inrush and stall current.
Control logic follows PH/EN interface behavior: EN = 1 + PH = 1 enables forward drive (SH1 high, SH2 low); EN = 1 + PH = 0 enables reverse drive (SH1 low, SH2 high); EN = 0 places bridge in brake mode. Fault status is reported via open-drain nFAULT, while SNSOUT signals current-chop threshold crossing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 5.9 V to 45 V - supports 12 V and 24 V industrial motor rails with UVLO at 5.6 V (rising) |
| Gate Drive Voltage | 9.5 V high-side VGS, 4.3 V low-side VGS at VM = 5.9 V - ensures reliable NMOS FET turn-on across full input range |
| Configurable Drive Current | 6–150 mA source / 12.5–300 mA sink - set by single external resistor on IDRIVE pin for optimal FET switching |
| Shunt Amplifier Gain | 20 V/V - provides precise motor current sensing with ≤250 mV SO offset and 1.5 µs settling time |
| Sleep Mode Current | 9 µA - enables ultra-low-power standby in battery-powered tools and handheld vacuum cleaners |
| Protection Features | VM UVLO, charge pump UVLO, overcurrent (VDS or VSP), pre-driver fault, thermal shutdown - fault signaled via nFAULT pin |
| LDO Outputs | DVDD: 3.3 V / 30 mA; AVDD: 4.8 V / 30 mA - powers external logic and analog circuitry without external regulators |
Pinout & Package
DRV8701ERGET is housed in a 24-pin VQFN (RGE) package with PowerPAD™ thermal pad (4.0 × 4.0 × 0.9 mm). The exposed pad must be soldered to PCB ground for thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VM (Pin 1) | Power supply input | Motor supply rail connection; requires ≥10 µF bulk + 0.1 µF ceramic bypass to GND |
| GH1, GH2 (Pins 17, 24) | High-side gate outputs | Drive gates of external high-side N-MOSFETs; each supports up to 200-nC gate charge |
| GL1, GL2 (Pins 19, 22) | Low-side gate outputs | Drive gates of external low-side N-MOSFETs; sink current up to 300 mA |
| SH1, SH2 (Pins 18, 23) | Phase node inputs | Connect to high-side source / low-side drain nodes; rated for continuous −1.2 V to VM + 1.2 V |
| PH (Pin 15), EN (Pin 14) | PH/EN control interface | Direction (PH) and enable (EN) inputs; support 1.8 V / 3.3 V / 5 V logic levels with 100 mV hysteresis |
| nSLEEP (Pin 13) | Sleep mode enable | Pull low to enter 9 µA sleep state; internal pulldown; wake-up time = 1 ms |
| VREF (Pin 6) | Current regulation reference | Analog input (0.3–AVDD V) setting PWM current chop threshold via shunt amplifier comparator |
| nFAULT (Pin 9) | Fault indicator | Open-drain output pulled low during UVLO, OCP, TSD, or pre-driver fault; requires external pullup |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable gate drive strength | 5 discrete current levels (6–150 mA source / 12.5–300 mA sink) via single IDRIVE resistor - eliminates need for external gate resistors |
| Integrated current sensing | 20 V/V shunt amplifier with SO output referenced to GND - enables accurate real-time motor current measurement without external op-amps |
| Fixed off-time PWM regulation | 25 µs off-time + 2 µs blanking window - limits inrush/stall current without requiring controller PWM timing coordination |
| Dual independent LDOs | DVDD (3.3 V/30 mA) and AVDD (4.8 V/30 mA) - powers MCU I/O and analog subsystems from same VM rail |
| Comprehensive fault protection | Dedicated detection for VM UVLO, charge pump UVLO, overcurrent (VDS or VSP), pre-driver faults, and thermal shutdown - all reported on single nFAULT pin |
Applications
| Industrial Pumps & Valves | Robotics Actuation |
|---|---|
|
Use Scenario: Precise bidirectional control of 12–24 V brushed DC motors driving solenoid valves and centrifugal pumps in HVAC and fluid control systems. IC Role / Device Role / Timing Role: H-bridge gate driver managing four external N-MOSFETs; regulates motor current via fixed off-time chopping to prevent coil saturation during start-up. Use Value: Integrated VREF-based current limiting avoids external current-sense ICs and reduces BOM count by 3–4 components versus discrete solutions. |
Use Scenario: Compact motor drive for joint actuators and grippers in collaborative robots requiring fast direction reversal and stall-current protection. IC Role / Device Role / Timing Role: Pre-driver IC providing 9.5-V high-side gate drive and 1 ms wake-up from sleep mode to meet dynamic response requirements. Use Value: 9 µA sleep current extends battery life in portable robotic platforms; PH/EN interface simplifies MCU GPIO usage versus dual-PWM schemes. |
| Home Automation Systems | Power Tools |
|
Use Scenario: Motorized window blinds, garage door openers, and smart locks using 24 V brushed DC motors with safety-critical current monitoring. IC Role / Device Role / Timing Role: Gate driver with integrated shunt amplifier (SO output) feeding current data to system MCU for real-time torque estimation and jam detection. Use Value: 20 V/V gain and ≤250 mV SO offset enable ±5% current measurement accuracy without calibration - critical for obstruction sensing. |
Use Scenario: Cordless drill and impact driver motor control where high peak current (≥150 mA gate drive) and thermal robustness are essential. IC Role / Device Role / Timing Role: High-current gate driver supporting 200-nC FETs at 40 kHz PWM; thermal shutdown triggers at 150 °C with 20 °C hysteresis. Use Value: RθJB = 12.2 °C/W and PowerPAD™ package allow sustained 5 A motor current in compact 4×4 mm footprint without forced air cooling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar H-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TB9051FTG | Integrated half-bridge (not external FET driver); 40 V max VM; no shunt amplifier; SPI interface only | Targeted at automotive body electronics; lacks PH/EN mode and current regulation flexibility | Choose TB9051FTG only if SPI-controlled integrated half-bridge suffices and automotive AEC-Q100 qualification is required |
| MP6532 | 40 V max VM; 1.2 A gate drive; no integrated LDOs; no current sense amplifier; only PWM interface | Designed for cost-sensitive consumer appliances; requires external 3.3 V/4.8 V supplies and separate current sensing | Choose MP6532 when gate drive strength >150 mA is needed and system already provides dual LDOs and current sensing |
Compared with TB9051FTG and MP6532, DRV8701ERGET uniquely combines external FET control, PH/EN interface, integrated shunt amplifier, dual LDOs, and adjustable gate drive in a single 4×4 mm package - reducing total solution size by ≥35% and eliminating ≥5 external components in industrial motor control designs.
Availability
DRV8701ERGET is available at Aetrix Electronics and suitable for industrial pumps and valves, robotics actuation, home automation systems, and cordless power tools requiring stable component supply and long-term production continuity.
Supply support for DRV8701ERGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in motor control ICs and industrial-grade power management solutions.
DRV8701ERGET belongs to TI's brushed DC motor driver product line, engineered specifically for high-reliability, externally-FET-based motor control in 12–24 V industrial and consumer equipment where design flexibility, protection integrity, and thermal efficiency are critical.
FAQ
What is the function of the IDRIVE pin on the DRV8701ERGET?
The IDRIVE pin on the DRV8701ERGET sets the peak gate drive current for both high-side and low-side FETs using a single external resistor to GND or AVDD. Resistor values from <1 kΩ to 500 kΩ configure source currents from 6 mA to 150 mA and sink currents from 12.5 mA to 300 mA, allowing optimization for specific FET gate charge and switching loss requirements without adding series gate resistors.
How does the DRV8701ERGET implement current regulation for brushed DC motors?
The DRV8701ERGET implements fixed off-time PWM current regulation by comparing the amplified voltage across an external sense resistor (SP–SN × 20 V/V) to the VREF input voltage. When the sensed voltage exceeds VREF, the device enters brake mode for a fixed 25 µs off-time, then resumes drive - effectively limiting average winding current without requiring MCU intervention or complex timing coordination.
Can the DRV8701ERGET operate with a 5.9 V supply voltage?
Yes, the DRV8701ERGET supports operation down to 5.9 V VM. At this minimum supply, high-side VGS is 3.5–4.5 V and low-side VGS is 3.9–4.9 V, sufficient to fully enhance logic-level N-channel MOSFETs. The charge pump still functions, delivering VCP ≈ 9.4–10.4 V, and all protections (including UVLO at 5.6 V rising) remain active.
What is the purpose of the nFAULT pin on the DRV8701ERGET?
The nFAULT pin on the DRV8701ERGET is an open-drain output that pulls low during any fault condition - including VM undervoltage lockout, charge pump undervoltage, overcurrent (VDS or VSP), pre-driver fault, or thermal shutdown. It requires an external pullup resistor (≥10 kΩ) and allows the host controller to detect and respond to faults with minimal additional circuitry.
Does the DRV8701ERGET support half-bridge operation?
Yes, the DRV8701ERGET supports half-bridge operation. To configure it, disconnect GH1 and GL1, tie SH1 to GND via a 330 Ω resistor, and use PH/EN logic: EN = 1 + PH = 0 drives SH2 high (motor-to-GND), while EN = 0 places SH2 low for braking. This mode retains full gate drive strength, current regulation, and protection features for single-ended motor control.
DRV8701ERGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Controller - Current Management
- Output Configuration:
- Pre-Driver - Half Bridge (2)
- Interface:
- Parallel
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- -
- Voltage - Supply:
- 0V ~ 5.5V
- Voltage - Load:
- 5.9V ~ 45V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
DRV8701ERGET FAQ
1.How can I place an order for DRV8701ERGET through Aetrix?
Please submit a Request for Quotation (RFQ) for DRV8701ERGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DRV8701ERGET reliable?
The price and inventory of DRV8701ERGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DRV8701ERGET is usually 5 days.
3.What payment methods are accepted for DRV8701ERGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DRV8701ERGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DRV8701ERGET?
DRV8701ERGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DRV8701ERGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DRV8701ERGET?
For technical support, including DRV8701ERGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DRV8701ERGET requirements.
6.How does Aetrix verify that DRV8701ERGET is sourced from the original manufacturer or authorized distributors?
All DRV8701ERGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DRV8701ERGET meets industry standards.
7.What is the process for return or replacement of DRV8701ERGET?
All DRV8701ERGET units undergo pre-shipment inspection (PSI). If there is an issue with DRV8701ERGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DRV8701ERGET part is unused and in its original packaging.
Return procedure for DRV8701ERGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DRV8701ERGET Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

