My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1035Z-10
- Part No.:
- DS1035Z-10
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- -
- Datasheet:
-
DS1035Z-10.pdf
- Description:
- DELAY LINE 35TAP 10NS 8-SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1035Z-10 from Dallas Semiconductor (now Maxim Integrated) is a 3-channel, all-silicon, high-speed delay line with ±1.5 ns initial tolerance and ±1.0 ns temperature/voltage drift, operating at +5 V, delivering precise 10 ns leading/trailing edge delays per output for clock skew management and signal alignment in digital systems.
For engineers reviewing the DS1035Z-10 datasheet, DS1035Z-10 pinout, DS1035Z-10 application, or DS1035Z-10 equivalent, this device serves as a drop-in replacement for legacy quartz-based delay lines where silicon reliability, edge symmetry, and LS-TTL load drive (10 loads per output) are critical in test equipment, FPGA timing calibration, and high-speed logic interfacing.
Technical Context
The DS1035Z-10 implements three independent buffered delay paths within a single 8-pin SOIC package, each with matched tPLH/tPHL propagation characteristics. Its all-silicon architecture eliminates mechanical aging and shock sensitivity inherent in SAW or crystal-based delay solutions.
It operates across 0°C to 70°C and 4.75 V to 5.25 V, maintaining ≤±2.5 ns total delay error (initial + temp/volt drift), with 2.5 ns max output rise/fall time and 100 ms power-up stabilization - enabling use in deterministic timing chains without external calibration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 10 ns nominal, with ±1.5 ns initial tolerance and ±1.0 ns additional variation over temperature/voltage - ensures sub-nanosecond edge alignment stability in synchronous logic interfaces. |
| Supply voltage | +5.0 V ±5% (4.75–5.25 V) - compatible with standard TTL/LS-TTL logic rails without level-shifting. |
| Output drive capability | Drives up to 10 LS-TTL loads per output - supports fanout without external buffers in legacy digital systems. |
| Rise/fall time | 2.0–2.5 ns - preserves signal integrity for >100 MHz edge rates in high-speed bus timing applications. |
| Operating temperature | 0°C to 70°C - validated for commercial-grade instrumentation and industrial control environments. |
| Input capacitance | 10 pF - minimizes loading on upstream drivers and maintains signal fidelity in cascaded timing paths. |
Pinout & Package
DS1035Z-10 is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant, vapor-phase and IR solderable. Pin 1 = IN1, Pin 2 = IN2, Pin 3 = IN3, Pin 4 = GND, Pin 5 = VCC, Pin 6 = OUT3, Pin 7 = OUT2, Pin 8 = OUT1. Pins labeled "Sub" are internal substrate connections; no external connection permitted.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN3 | Independent logic input signals | Accept TTL-compatible inputs; each drives one dedicated delay path with identical 10 ns propagation. |
| OUT1–OUT3 | Buffered delay outputs | Provide low-skew, edge-symmetric delayed copies; each capable of sourcing/sinking LS-TTL current. |
| VCC | +5 V supply rail | Must be decoupled locally (0.1 µF ceramic) to maintain delay accuracy under fast switching loads. |
| GND | Signal and power ground reference | Shared return for all inputs/outputs; requires low-inductance connection to minimize ground bounce-induced jitter. |
| NC | No connection | Not internally bonded; must remain unconnected to avoid parasitic coupling or latch-up risk. |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates quartz aging, thermal hysteresis, and mechanical shock sensitivity - enables 15+ year field reliability in deployed instrumentation. |
| Leading & trailing edge precision | Maintains input pulse symmetry with matched tPLH/tPHL - critical for duty-cycle-sensitive applications like clock distribution and strobe generation. |
| Three independent buffered delays | Enables parallel delay paths without crosstalk; avoids inter-channel skew accumulation in multi-lane timing alignment. |
| LS-TTL load compatibility | Direct interface to 74F/74LS families without level translation or buffering - reduces BOM count and layout complexity. |
Applications
| Test Equipment Signal Alignment | FPGA I/O Timing Calibration |
|---|---|
Use Scenario: Aligning trigger, clock, and data edges in automated test equipment (ATE) pattern generators and logic analyzers. IC Role / Device Role / Timing Role: DS1035Z-10 provides deterministic, matched 10 ns delays to synchronize stimulus and capture timing windows across multiple channels. Use Value: Enables sub-ns edge alignment repeatability across temperature and voltage, reducing setup/hold violations during high-speed digital test vector execution. | Use Scenario: Compensating for PCB trace length mismatches between FPGA configuration pins and external memory or peripheral interfaces. IC Role / Device Role / Timing Role: DS1035Z-10 inserts calibrated delay on clock or strobe lines to realign setup/hold margins before FPGA input registers. Use Value: Eliminates need for manual trace tuning or FPGA-level timing closure iterations, accelerating hardware bring-up for DDR2/DDR3 controller designs. |
| Digital Logic Skew Correction | Legacy System Bus Resynchronization |
Use Scenario: Correcting propagation skew between parallel address/data lines in microprocessor-based embedded controllers using discrete logic. IC Role / Device Role / Timing Role: DS1035Z-10 applies identical 10 ns delay to selected bus lines to restore synchronous sampling at the receiver. Use Value: Restores timing margin lost due to routing asymmetry, allowing continued use of legacy 80C31/80C51-based designs without board rework. | Use Scenario: Re-timing asynchronous handshaking signals (e.g., READY, WAIT) between mismatched bus masters and peripherals in industrial PLC backplanes. IC Role / Device Role / Timing Role: DS1035Z-10 introduces controlled delay on control strobes to meet setup requirements of slower peripheral latches. Use Value: Enables interoperability between modern microcontrollers and legacy 74LS-series peripheral ICs without custom glue logic or FPGA intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035M-10 | DIP-8 package instead of SOIC-8; identical electrical specs and delay accuracy. | Suitable for through-hole prototyping or legacy wave-soldered assemblies; larger footprint and higher thermal mass. | Select DS1035M-10 when manual assembly, socketing, or compatibility with existing DIP-based test fixtures is required. |
| MAX9921ETA+ | Single-channel, programmable 0–32 ns delay (256-step); 3.3 V operation; SPI-configurable. | Offers flexibility for dynamic delay adjustment but lacks triple-output integration and 5 V compatibility. | Choose MAX9921ETA+ only when variable delay tuning or 3.3 V system integration outweighs need for simultaneous 3-output alignment. |
Compared with DS1035M-10, the DS1035Z-10 offers surface-mount compatibility and smaller board area; versus MAX9921ETA+, it delivers fixed, guaranteed-matched triple delays at 5 V without configuration overhead - making DS1035Z-10 optimal for cost-sensitive, high-reliability, static-delay applications.
Availability
DS1035Z-10 is available at Aetrix Electronics and suitable for test equipment signal alignment, FPGA I/O timing calibration, and digital logic skew correction requiring stable component supply, long-term obsolescence mitigation, and consistent parametric performance across production lots.
Supply support for DS1035Z-10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, acquired by Maxim Integrated in 2001, specialized in precision analog, timing, and secure memory ICs for industrial, instrumentation, and communications markets.
The DS1035 series was designed specifically as a high-reliability, all-silicon replacement for quartz and SAW delay lines in commercial-grade digital timing applications demanding edge symmetry and long-term stability.
FAQ
What is the total delay tolerance of DS1035Z-10 over its full operating range?
The DS1035Z-10 has ±1.5 ns initial tolerance at 25°C and ±1.0 ns additional variation across 0°C to 70°C and 4.75 V to 5.25 V, resulting in a total delay tolerance of ±2.5 ns. This includes both leading and trailing edge accuracy, verified per Table 1 and Notes 1–3 in the official DS1035 datasheet.
Can DS1035Z-10 drive CMOS loads, or is it limited to LS-TTL?
DS1035Z-10 is specified to drive up to 10 LS-TTL loads, but its output structure supports CMOS loads as well - with IOL = 12 mA and IOH = –1.0 mA at VCC = 4.75 V, it meets standard 74HC/74AC drive requirements. However, timing parameters are characterized only under LS-TTL loading conditions per the datasheet test setup.
Is DS1035Z-10 pin-compatible with DS1035M-10?
Yes - DS1035Z-10 (SOIC-8) and DS1035M-10 (DIP-8) share identical pin functions and ordering: IN1–IN3, GND, VCC, OUT3–OUT1. The only difference is package type; no PCB redesign is needed when migrating between them, though soldering process and thermal profile differ.
Does DS1035Z-10 require external decoupling capacitors?
Yes - the DS1035Z-10 requires a 0.1 µF ceramic capacitor placed as close as possible between VCC and GND pins. This is mandatory to suppress supply noise induced by simultaneous output switching, which otherwise degrades delay accuracy and increases edge jitter beyond the ±2.5 ns specification.
What is the maximum input frequency supported by DS1035Z-10?
DS1035Z-10 does not specify a maximum input frequency, but its 2.5 ns max output rise/fall time and 100 ns minimum pulse width (per tWI ≥ delay value) imply reliable operation up to ~10 MHz for 50% duty cycle signals. Higher frequencies are feasible if pulse width exceeds 10 ns and edge rates remain ≤3 ns (20%–80%).
DS1035Z-10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- -
- Delay to 1st Tap:
- -
- Tap Increment:
- -
- Available Total Delays:
- -
- Number of Independent Delays:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
DS1035Z-10 FAQ
1.How can I place an order for DS1035Z-10 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1035Z-10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1035Z-10 reliable?
The price and inventory of DS1035Z-10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1035Z-10 is usually 5 days.
3.What payment methods are accepted for DS1035Z-10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1035Z-10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1035Z-10?
DS1035Z-10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1035Z-10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1035Z-10?
For technical support, including DS1035Z-10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1035Z-10 requirements.
6.How does Aetrix verify that DS1035Z-10 is sourced from the original manufacturer or authorized distributors?
All DS1035Z-10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1035Z-10 meets industry standards.
7.What is the process for return or replacement of DS1035Z-10?
All DS1035Z-10 units undergo pre-shipment inspection (PSI). If there is an issue with DS1035Z-10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1035Z-10 part is unused and in its original packaging.
Return procedure for DS1035Z-10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1035Z-10 Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
