Analog Devices Inc./Maxim Integrated DS1035Z-15
- Part No.:
- DS1035Z-15
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1035Z-15.pdf
- Description:
- IC DELAY LINE 15NS 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1035Z-15 from Dallas Semiconductor (now Maxim Integrated) is a +5V, 3-channel all-silicon delay line IC with precise 15 ns nominal delay per output, ±1.5 ns initial tolerance, and ±1.5 ns additional variation over 0°C to 70°C and 4.75–5.25 V supply. It preserves input signal symmetry via leading/trailing edge accuracy and drives up to 10 LS-TTL loads. Used in high-speed digital timing alignment, clock deskewing, and pulse-width stabilization.
For engineers reviewing the DS1035Z-15 datasheet, DS1035Z-15 pinout, DS1035Z-15 application, or DS1035Z-15 equivalent, key selection factors include guaranteed 15 ns delay matching across all three outputs, SOIC-8 (150-mil) package compatibility, 2.5 ns max output rise/fall time, and operation within commercial temperature and voltage ranges without external components.
Technical Context
The DS1035Z-15 implements three independent, buffered, fixed-delay paths in a single monolithic silicon structure-no external capacitors or resistors required. Each channel delivers identical 15 ns propagation delay (tPLH/tPHL) with matched leading and trailing edge precision, enabling deterministic timing control in synchronous logic systems.
It operates strictly at +5 V (4.75–5.25 V), draws ≤35 mA active current, and maintains delay stability under load due to its internal logic-buffered outputs capable of sourcing –1 mA and sinking 12 mA. Input thresholds comply with TTL levels (VIH ≥ 2.2 V, VIL ≤ 0.8 V), ensuring direct interfacing with standard 5V logic families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 15 ns nominal, matched across IN1→OUT1, IN2→OUT2, IN3→OUT3 |
| Initial delay tolerance | ±1.5 ns at +25°C, 5.0 V - defines worst-case setup/hold margin at power-on |
| Tolerance over temp/volt | ±1.5 ns over 0°C–70°C and 4.75–5.25 V - ensures timing budget stability in real-world conditions |
| Output rise/fall time | 2.0–2.5 ns - supports >200 MHz pulse repetition without edge degradation |
| Supply voltage | +5 V ±5% - requires standard 5V rail; no dual-supply or level-shifting needed |
| Load drive capability | 10 LS-TTL loads per output - eliminates need for external fanout buffers |
| Input leakage | ±1.0 µA - negligible loading on upstream drivers; no pull-up/down biasing required |
Pinout & Package
DS1035Z-15 is housed in an 8-pin SOIC package (150-mil width), pin-compatible with industry-standard 8-pin SOIC footprints. The substrate pin (Sub) is internally connected and must remain unconnected externally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Dedicated input signals | Three independent TTL-compatible inputs; each routed to its corresponding delayed output |
| OUT1, OUT2, OUT3 | Buffered delayed outputs | Each provides identical 15 ns delay; electrically isolated, fully buffered, and LS-TTL–drivable |
| VCC | +5 V supply | Single power rail; decoupling capacitor required at pin for noise immunity |
| GND | Ground reference | Common return for all I/O and supply; must be low-impedance connection |
| NC | No connection | Unbonded pad; no electrical function; leave floating |
| Sub | Internal substrate tie | Internally connected to die substrate; external connection prohibited |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates aging, drift, and environmental sensitivity inherent in RC or analog delay solutions |
| Matched leading/trailing edge precision | Maintains 50% duty cycle integrity across all three outputs - critical for clock distribution |
| Three independent buffered delays | Enables parallel timing alignment of multiple signal paths without crosstalk or loading interaction |
| Vapor-phase, IR, and wave solder compatible | Supports automated PCB assembly across mainstream reflow and through-hole processes |
| Standard 8-pin SOIC footprint | Direct drop-in replacement for legacy DIP-8 or SOIC-8 timing devices without layout redesign |
Applications
| High-Speed Logic Deskewing | Programmable Logic Timing Calibration |
|---|---|
Use Scenario: Aligning arrival times of clock and data signals across FPGA I/O banks to meet setup/hold windows. IC Role / Device Role / Timing Role: DS1035Z-15 provides deterministic, matched 15 ns delay on three parallel paths to compensate for PCB trace length mismatches. Use Value: Enables reliable 100+ MHz synchronous interface operation without custom layout tuning or FPGA-level timing closure iterations. | Use Scenario: Calibrating input capture timing in CPLD-based test equipment where signal path skew varies between channels. IC Role / Device Role / Timing Role: DS1035Z-15 acts as a hardware-trimmed delay element to equalize propagation latency across three independent trigger inputs. Use Value: Reduces firmware calibration overhead and improves measurement repeatability by fixing inter-channel skew to ≤3 ns total variation. |
| Digital Pulse Width Stabilization | Legacy TTL System Synchronization |
Use Scenario: Restoring consistent pulse width in noisy industrial control signals subject to jitter and edge distortion. IC Role / Device Role / Timing Role: DS1035Z-15 retimes and reshapes incoming pulses using identical delay on rising and falling edges. Use Value: Guarantees stable 15 ns pulse width output regardless of input duty cycle - essential for downstream monostable or latch circuits. | Use Scenario: Synchronizing legacy 5V TTL bus transactions (e.g., ISA, GPIB) where address/data skew causes metastability. IC Role / Device Role / Timing Role: DS1035Z-15 inserts calibrated delay on strobe and data lines to enforce clean sampling windows at receiver inputs. Use Value: Eliminates retry logic and bus timeouts by ensuring setup/hold compliance across full temperature range without active compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035M-15 | DIP-8 package; identical electrical specs and 15 ns delay; higher thermal mass and larger footprint | Suitable for prototyping, through-hole assembly, or legacy board repair where SOIC is not supported | Select DS1035M-15 only when manual soldering or socket-based testing is required |
| MAX962-15 | Pin-compatible SOIC-8; same 15 ns delay but ±2.0 ns initial tolerance and ±2.0 ns temp/volt drift; higher ICC (45 mA) | Acceptable where tighter delay matching is not required and higher power dissipation is tolerable | Choose MAX962-15 only if DS1035Z-15 is unavailable and ±2.0 ns total delay error is acceptable in system timing budget |
Compared with DS1035M-15 and MAX962-15, the DS1035Z-15 offers the tightest combined delay tolerance (±3.0 ns total), lowest power consumption, and smallest footprint - making it optimal for space-constrained, high-reliability 5V digital systems requiring deterministic multi-channel delay.
Availability
DS1035Z-15 is available at Aetrix Electronics and suitable for high-speed logic deskewing, programmable logic timing calibration, and digital pulse width stabilization requiring stable component supply across industrial and embedded production cycles.
Supply support for DS1035Z-15 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, acquired by Maxim Integrated in 2001, specialized in precision analog, timing, and mixed-signal ICs for industrial and communications infrastructure.
The DS1035 series was designed specifically for deterministic, multi-channel digital timing alignment in 5V TTL/LS-TTL systems - delivering factory-trimmed, temperature-stable delay without external components.
FAQ
What is the guaranteed delay matching between OUT1, OUT2, and OUT3 on the DS1035Z-15?
The DS1035Z-15 guarantees identical 15 ns nominal delay (tPLH/tPHL) on all three outputs with ±1.5 ns initial tolerance and ±1.5 ns additional variation over temperature and voltage. This results in ≤3.0 ns maximum inter-output skew under worst-case conditions - verified per Table 1 and Figure 1 in the official datasheet.
Can the DS1035Z-15 operate from a 3.3 V supply?
No. The DS1035Z-15 is specified exclusively for +5 V operation (4.75–5.25 V). It is not compatible with 3.3 V logic families. For 3.3 V systems, consider the pin-compatible DS1033-15, which shares the same delay accuracy and SOIC-8 package but is rated for 3.3 V supply.
Is the Sub pin on the DS1035Z-15 required to be connected to ground?
No. The Sub pin is an internal substrate connection with no external function. Dallas Semiconductor explicitly states "do not make any external connections to these pins." Leaving Sub unconnected is mandatory - grounding or tying it to VCC/GND will compromise device reliability and void specifications.
Does the DS1035Z-15 require external decoupling capacitors?
Yes. A 0.1 µF ceramic capacitor must be placed as close as possible between VCC and GND pins to suppress high-frequency supply noise. The DS1035Z-15's fast 2.5 ns output transitions generate significant transient current; omitting decoupling risks timing jitter and output instability per Section 4 of the datasheet.
What is the maximum input frequency supported by the DS1035Z-15?
The DS1035Z-15 supports input pulse periods down to 2× the tap delay (i.e., ≥30 ns period), corresponding to a maximum fundamental frequency of ~33 MHz. However, reliable operation at higher rates (up to 100 MHz) is achievable with sufficient input pulse width (>15 ns) and proper termination, as confirmed by the tWI specification in AC Electrical Characteristics.
DS1035Z-15 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 15ns
- Tap Increment:
- -
- Available Total Delays:
- 15ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1035Z-15 FAQ
1.How can I place an order for DS1035Z-15 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1035Z-15 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1035Z-15 reliable?
The price and inventory of DS1035Z-15 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1035Z-15 is usually 5 days.
3.What payment methods are accepted for DS1035Z-15?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1035Z-15 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1035Z-15?
DS1035Z-15 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1035Z-15 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1035Z-15?
For technical support, including DS1035Z-15 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1035Z-15 requirements.
6.How does Aetrix verify that DS1035Z-15 is sourced from the original manufacturer or authorized distributors?
All DS1035Z-15 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1035Z-15 meets industry standards.
7.What is the process for return or replacement of DS1035Z-15?
All DS1035Z-15 units undergo pre-shipment inspection (PSI). If there is an issue with DS1035Z-15, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1035Z-15 part is unused and in its original packaging.
Return procedure for DS1035Z-15:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1035Z-15 Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
