Analog Devices Inc./Maxim Integrated DS1035Z-20
- Part No.:
- DS1035Z-20
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- -
- Datasheet:
-
DS1035Z-20.pdf
- Description:
- DELAY LINE 35TAP 20NS 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1035Z-20 from Dallas Semiconductor (now Maxim Integrated) is a 3-channel, all-silicon, high-speed logic delay line operating at +5 V. It provides three independent buffered delays of precisely 20 ns each, with ±1.5 ns initial tolerance and ±1.5 ns additional variation over 0°C to 70°C and 4.75 V–5.25 V supply. It preserves input signal symmetry via leading/trailing edge precision and drives up to 10 LS TTL loads - used in digital timing alignment, clock deskewing, and pulse width adjustment in test equipment and industrial controllers.
For engineers reviewing the DS1035Z-20 datasheet, DS1035Z-20 pinout, DS1035Z-20 application, or DS1035Z-20 equivalent, key selection criteria include guaranteed 20 ns per-output delay accuracy, 8-pin SOIC (150-mil) package compatibility, TTL/LS-load drive capability, temperature/voltage stability, and absence of external passive components required for delay generation.
Technical Context
The DS1035Z-20 implements three independent, identically trimmed silicon delay paths with buffered outputs, eliminating propagation skew between channels. Each path delivers matched tPLH/tPHL = 20 ns under nominal conditions (25°C, 5.0 V), with edge-aligned precision maintained across both rising and falling edges.
It operates within a commercial temperature range (0°C to 70°C) and requires no external timing elements - unlike RC or crystal-based solutions - making it suitable for deterministic, low-jitter digital timing functions where repeatability and board-level integration are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 20 ns ±1.5 ns initial, ±1.5 ns over temp/voltage - guarantees tight channel-to-channel matching for synchronous signal alignment |
| Supply voltage | +5.0 V ±5% (4.75 V–5.25 V) - compatible with standard TTL/LS logic rails without regulation overhead |
| Output drive | 12 mA sink / –1.0 mA source - directly interfaces with 74F04-equivalent loads (10 LS TTL units) |
| Input capacitance | 10 pF typical - minimizes loading on upstream drivers and preserves signal integrity at high frequencies |
| Rise/fall time | 2.0–2.5 ns - supports clean transitions for signals up to ~200 MHz fundamental content |
| Operating temp | 0°C to 70°C - validated for commercial-grade embedded control and instrumentation environments |
Pinout & Package
DS1035Z-20 is housed in an 8-pin SOIC package (150-mil width), pin-compatible with industry-standard 8-pin DIP footprints via adapter or layout adaptation. The package supports vapor phase, IR, and wave soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | IN1, IN2, IN3 | Independent TTL-compatible inputs - accept 0.8 V/2.2 V threshold logic; each controls one delay channel |
| 5 | VCC | +5 V power supply - must be decoupled locally (e.g., 0.1 µF ceramic) to maintain delay stability |
| 4 | GND | Ground reference - shared return for all inputs, outputs, and internal circuitry |
| 6, 7, 8 | OUT3, OUT1, OUT2 | Buffered delay outputs - deliver 20 ns delayed copies of corresponding inputs with LS-TTL drive strength |
| NC | No Connection | Not internally bonded - must remain unconnected to avoid parasitic coupling or ESD risk |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates drift, aging, and environmental sensitivity inherent in RC or crystal-based delay methods |
| Three independent buffered delays | Enables simultaneous timing adjustment of multiple signal paths without cross-talk or loading interaction |
| Leading and trailing edge precision | Maintains 50% duty cycle fidelity - critical for clock distribution and pulse shaping applications |
| ±1.5 ns initial delay tolerance | Reduces need for post-manufacture calibration or trimming in production test systems |
| Vapor-phase/IR/wave solder compatible | Supports automated PCB assembly without thermal damage or parameter shift |
Applications
| Digital Test Equipment | Industrial PLC Timing Modules |
|---|---|
Use Scenario: Synchronizing stimulus and response capture in automated test fixtures requiring sub-25 ns timing resolution. IC Role / Device Role / Timing Role: DS1035Z-20 provides calibrated, repeatable delays to align trigger signals with sampling windows across multiple channels. Use Value: Enables deterministic setup/hold timing margins without FPGA-based delay tuning or external R/C networks. | Use Scenario: Adjusting scan cycle timing in programmable logic controller I/O modules to compensate for bus propagation delays. IC Role / Device Role / Timing Role: DS1035Z-20 inserts precise 20 ns offsets between input latch enable and output update strobes. Use Value: Eliminates race conditions in multi-stage sequential logic while maintaining deterministic scan intervals. |
| High-Speed Data Acquisition Systems | Communication Protocol Interface Adapters |
Use Scenario: Aligning parallel ADC sample clocks with data valid windows in real-time digitizers. IC Role / Device Role / Timing Role: DS1035Z-20 delays the sampling clock relative to the analog input hold signal to meet aperture jitter constraints. Use Value: Improves effective ENOB by reducing timing-induced quantization uncertainty without increasing system complexity. | Use Scenario: Matching signal arrival times across differential pairs in RS-422/RS-485 interface adapters with mixed-signal ASICs. IC Role / Device Role / Timing Role: DS1035Z-20 equalizes propagation delay between TX and RX enable paths to prevent bus contention. Use Value: Ensures clean half-duplex handshaking without software-inserted dead time or hardware arbitration logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035M-20 | Identical electrical specs; packaged in 8-pin DIP instead of SOIC - larger footprint, through-hole mounting | Suitable for prototyping, legacy board rework, or manual assembly where SOIC reflow is unavailable | Select DS1035M-20 only when DIP footprint or hand-soldering is required; same timing behavior as DS1035Z-20 |
| MAX962-20 | Single-channel, 20 ns delay; CMOS input/output; lower ICC (15 mA vs. 35 mA); same SOIC-8 package | Applicable where only one delay path is needed and power efficiency is prioritized over channel count | Choose MAX962-20 for single-path, low-power designs; DS1035Z-20 remains optimal for 3-channel parallel timing |
Compared with DS1035M-20 and MAX962-20, the DS1035Z-20 uniquely delivers three matched 20 ns delays in a surface-mount SOIC package with LS-TTL drive strength - making it irreplaceable for compact, multi-signal timing alignment where channel correlation and board space are critical.
Availability
DS1035Z-20 is available at Aetrix Electronics and suitable for digital test equipment, industrial PLC timing modules, and high-speed data acquisition systems requiring stable component supply and long-term obsolescence management.
Supply support for DS1035Z-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, now part of Maxim Integrated (a subsidiary of Analog Devices), specializes in precision timing, memory, and mixed-signal ICs for industrial, communications, and computing applications.
The DS1035 series was designed specifically as a high-speed, all-silicon replacement for discrete RC delay networks and older hybrid delay lines - targeting applications demanding repeatable, temperature-stable, multi-channel digital timing without external components.
FAQ
What is the guaranteed delay accuracy of DS1035Z-20 over its full operating temperature range?
The DS1035Z-20 guarantees a total delay tolerance of ±1.5 ns initial plus ±1.5 ns over temperature (0°C to 70°C) and supply voltage (4.75 V–5.25 V), resulting in a worst-case deviation of ±3.0 ns from nominal 20 ns per output. This applies to both tPLH and tPHL measurements at the 1.5 V switching threshold, as verified under standardized test conditions per the official datasheet.
Does DS1035Z-20 require external decoupling capacitors, and if so, what value is recommended?
Yes, DS1035Z-20 requires local VCC decoupling to maintain delay stability and minimize noise-induced jitter. A 0.1 µF ceramic capacitor placed as close as possible between Pin 5 (VCC) and Pin 4 (GND) is specified in the datasheet. Additional bulk capacitance (e.g., 4.7 µF tantalum) may be added nearby for systems with high-current transients, but the 0.1 µF is mandatory for DS1035Z-20 functional compliance.
Can DS1035Z-20 drive standard 74LS logic inputs directly?
Yes, DS1035Z-20 is explicitly rated to drive up to 10 LS-TTL loads per output, meeting the VIH/VIL thresholds and current requirements of 74LS-series devices. Its IOL = 12 mA and IOH = –1.0 mA, combined with output rise/fall times of 2.0–2.5 ns, ensure reliable interfacing with 74LS inputs without external buffers or level-shifting circuitry.
Is DS1035Z-20 pin-compatible with DS1035Z-15 or other variants in the same family?
Yes, all DS1035Z-x variants (including DS1035Z-15, DS1035Z-20, DS1035Z-25) share identical 8-pin SOIC (150-mil) pinouts, electrical interfaces, and DC/AC characteristics except for nominal delay value and associated tolerance bands. No PCB redesign is needed when substituting between DS1035Z variants - only timing validation is required for the new delay value.
What is the maximum input frequency supported by DS1035Z-20 for reliable delay operation?
DS1035Z-20 does not specify a maximum input frequency, but its AC performance supports reliable operation with input pulses having ≥100 ns width (per datasheet note: tWI ≥ 100% of tap delay). Given its 20 ns delay and 2.0–2.5 ns rise/fall times, it reliably handles repetitive signals up to ~5 MHz (200 ns period) while preserving edge fidelity - higher frequencies may be used if pulse width and duty cycle remain within specification limits.
DS1035Z-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- -
- Delay to 1st Tap:
- -
- Tap Increment:
- -
- Available Total Delays:
- -
- Number of Independent Delays:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
DS1035Z-20 FAQ
1.How can I place an order for DS1035Z-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1035Z-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1035Z-20 reliable?
The price and inventory of DS1035Z-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1035Z-20 is usually 5 days.
3.What payment methods are accepted for DS1035Z-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1035Z-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1035Z-20?
DS1035Z-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1035Z-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1035Z-20?
For technical support, including DS1035Z-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1035Z-20 requirements.
6.How does Aetrix verify that DS1035Z-20 is sourced from the original manufacturer or authorized distributors?
All DS1035Z-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1035Z-20 meets industry standards.
7.What is the process for return or replacement of DS1035Z-20?
All DS1035Z-20 units undergo pre-shipment inspection (PSI). If there is an issue with DS1035Z-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1035Z-20 part is unused and in its original packaging.
Return procedure for DS1035Z-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1035Z-20 Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

