My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1035Z-25
- Part No.:
- DS1035Z-25
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- -
- Datasheet:
-
DS1035Z-25.pdf
- Description:
- DELAY LINE 35TAP 25NS 8-SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,474
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1035Z-25 from Dallas Semiconductor (now Maxim Integrated) is a +5V, 3-channel all-silicon delay line IC with identical 25 ns nominal propagation delay per output (tPLH/tPHL), ±2.0 ns initial tolerance, and ±1.5 ns additional variation over 0°C to 70°C and 4.75–5.25 V supply. It preserves input signal symmetry with leading/trailing edge precision and drives up to 10 LS-TTL loads - used in high-speed digital timing alignment, clock skew correction, and pulse-width stabilization circuits.
For engineers reviewing the DS1035Z-25 datasheet, DS1035Z-25 pinout, DS1035Z-25 application, or DS1035Z-25 equivalent, key selection considerations include guaranteed 25 ns delay accuracy across temperature/voltage, SOIC-8 (150-mil) package compatibility, TTL/LS-TTL interface levels, and absence of external passive components required for delay generation.
Technical Context
The DS1035Z-25 implements three independent, buffered logic delay paths in a single monolithic silicon IC - eliminating discrete RC networks or quartz-based solutions. Each channel delivers matched tPLH and tPHL delays of 25 ns at +25°C, 5.0 V, with symmetrical rise/fall time control (tOR/tOF ≤ 2.5 ns).
It operates within industrial temperature range (0°C to 70°C) and supply voltage window (4.75 V to 5.25 V), with active current draw ≤35 mA and input leakage ±1.0 µA. The device uses internal substrate connection (pin 4 in SOIC layout) and requires no external biasing or trimming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 25 ns nominal (tPLH/tPHL), enabling precise pulse alignment in synchronous logic |
| Initial delay tolerance | ±2.0 ns, ensuring predictable timing margin without calibration |
| Tolerance over temp/volt | ±1.5 ns (0°C–70°C, 4.75–5.25 V), supporting stable operation in unregulated environments |
| Output drive capability | 12 mA sink / –1.0 mA source, directly interfacing 74F04 or 10 LS-TTL loads |
| Rise/fall time | ≤2.5 ns, preserving signal integrity for >100 MHz edge rates |
| Supply current | ≤35 mA at 5.25 V, 1 µs period, suitable for low-power timing subsystems |
| Input capacitance | 10 pF typical, minimizing loading on upstream drivers |
Pinout & Package
DS1035Z-25 is housed in an 8-pin SOIC package (150-mil width), pin-compatible with industry-standard 8-pin mini-SOIC footprints. Pin 4 is internally connected to substrate and must remain unconnected externally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Independent logic inputs | Accept TTL/LS-compatible signals; each drives one dedicated 25 ns delay path |
| OUT1, OUT2, OUT3 | Buffered delay outputs | Deliver time-shifted copies of respective inputs with matched edge fidelity |
| VCC | +5 V power supply | Must be decoupled locally; supports 4.75–5.25 V operation |
| GND | Ground reference | Common return for all I/O and supply; ties to substrate via pin 4 |
| Pin 4 (Sub) | Internal substrate connection | No external connection permitted; ensures ESD robustness and thermal stability |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates drift-prone RC networks and quartz aging effects; enables wafer-level testability |
| Three independent buffered delays | Enables parallel timing adjustment without crosstalk or shared path skew |
| Leading and trailing edge precision | Maintains 50% duty cycle integrity across full operating range |
| Vapor-phase, IR, and wave solder compatible | Supports automated PCB assembly without package damage or parameter shift |
| 10 LS-TTL load drive per output | Reduces need for external fanout buffers in dense logic systems |
Applications
| Digital Clock Skew Correction | Pulse Width Stabilization |
|---|---|
Use Scenario: Aligning clock edges across multiple ASIC/FPGA domains to meet setup/hold timing. IC Role / Device Role / Timing Role: DS1035Z-25 provides deterministic, temperature-stable 25 ns offset per clock domain to compensate for trace-length mismatch. Use Value: Eliminates need for manual PCB trace tuning or programmable delay ICs with higher latency and cost. | Use Scenario: Restoring consistent pulse width after variable-delay signal paths in test equipment. IC Role / Device Role / Timing Role: DS1035Z-25 re-times asynchronous pulses through identical 25 ns paths to enforce fixed width and edge symmetry. Use Value: Achieves <±1.5 ns pulse width variation over temperature, critical for jitter-sensitive sampling gates. |
| High-Speed Logic Glue Timing | LS-TTL Bus Synchronization |
Use Scenario: Matching propagation delays between data and strobe lines in legacy parallel interfaces. IC Role / Device Role / Timing Role: DS1035Z-25 applies equal 25 ns delay to strobe and data lanes to maintain timing correlation. Use Value: Enables reliable 25 MHz bus operation without custom delay traces or FPGA-based compensation. | Use Scenario: Synchronizing enable signals across multiple LS-TTL peripheral chips sharing a common bus. IC Role / Device Role / Timing Role: DS1035Z-25 delays chip-select or write-enable signals by 25 ns to match slower peripheral response times. Use Value: Prevents bus contention and metastability without adding discrete gate delays or increasing BOM count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel fixed-delay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035M-25 | DIP-8 package; same electrical specs, timing, and pinout mapping except physical layout | Suitable for through-hole prototyping or legacy board repair where SOIC footprint unavailable | Select DS1035M-25 only when DIP assembly or hand-soldering is required |
| MAX9625EUA+ | Single 25 ns delay, 8-pin µMAX; lower drive (8 mA), wider temp range (–40°C to +85°C) | Used where space-constrained layouts demand smaller package and extended temperature support | Choose MAX9625EUA+ only if single-output functionality and µMAX size are prioritized over triple-channel integration |
Compared with DS1035Z-25, DS1035M-25 offers identical timing performance in through-hole form, while MAX9625EUA+ trades channel count and drive strength for compactness and extended temperature range - making DS1035Z-25 optimal for multi-signal alignment in standard SOIC-based industrial designs.
Availability
DS1035Z-25 is available at Aetrix Electronics and suitable for digital test equipment, industrial PLC timing modules, and legacy LS-TTL system upgrades requiring stable component supply and long-term obsolescence mitigation.
Supply support for DS1035Z-25 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, now part of Maxim Integrated (acquired 2001), specialized in precision analog, timing, and secure memory ICs for industrial and embedded systems.
The DS1035 series was designed as a high-speed, all-silicon replacement for quartz or RC-based delay lines - targeting applications needing repeatable, maintenance-free timing in +5 V digital systems.
FAQ
What is the guaranteed delay accuracy of DS1035Z-25 over its full operating temperature and voltage range?
The DS1035Z-25 guarantees total delay variation of ±3.5 ns (±2.0 ns initial + ±1.5 ns over temperature/voltage) across 0°C to 70°C and 4.75 V to 5.25 V. This includes both tPLH and tPHL measurements referenced to the 1.5 V threshold, ensuring matched rising and falling edge timing for symmetric waveform preservation in the DS1035Z-25.
Can DS1035Z-25 be used with 3.3 V logic inputs?
No - DS1035Z-25 is strictly a +5 V device. Its VIH minimum is 2.2 V and VIL maximum is 0.8 V, but it requires VCC = 4.75–5.25 V for correct internal biasing and delay specification. Driving IN1–IN3 with 3.3 V logic may result in marginal switching or increased propagation delay uncertainty; level-shifting to 5 V is required before connecting to DS1035Z-25.
Is pin 4 on DS1035Z-25 an exposed pad or ground connection?
Pin 4 on DS1035Z-25 is labeled "Sub" and is an internal substrate connection - not a ground terminal or thermal pad. Dallas Semiconductor documentation explicitly states "do not make any external connections" to this pin. Connecting it externally risks latch-up, parametric shift, or reliability degradation in the DS1035Z-25.
Does DS1035Z-25 require external decoupling capacitors?
Yes - DS1035Z-25 requires a minimum 0.1 µF ceramic capacitor placed as close as possible to the VCC and GND pins. The device draws transient current during output switching, and insufficient local decoupling causes supply bounce that degrades delay accuracy and increases jitter. This requirement is confirmed in the DS1035Z-25 test circuit and application guidance.
How does DS1035Z-25 compare to DS1035-25 in terms of packaging and compatibility?
DS1035Z-25 denotes the 8-pin SOIC (150-mil) variant, while DS1035-25 refers to the base part number without package suffix. The "Z" suffix specifically identifies the SOIC package; electrically and functionally, DS1035Z-25 is identical to DS1035-25 in SOIC form. No functional difference exists between DS1035Z-25 and DS1035-25 when both are SOIC-packaged units.
DS1035Z-25 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- -
- Delay to 1st Tap:
- -
- Tap Increment:
- -
- Available Total Delays:
- -
- Number of Independent Delays:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
DS1035Z-25 FAQ
1.How can I place an order for DS1035Z-25 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1035Z-25 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1035Z-25 reliable?
The price and inventory of DS1035Z-25 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1035Z-25 is usually 5 days.
3.What payment methods are accepted for DS1035Z-25?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1035Z-25 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1035Z-25?
DS1035Z-25 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1035Z-25 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1035Z-25?
For technical support, including DS1035Z-25 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1035Z-25 requirements.
6.How does Aetrix verify that DS1035Z-25 is sourced from the original manufacturer or authorized distributors?
All DS1035Z-25 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1035Z-25 meets industry standards.
7.What is the process for return or replacement of DS1035Z-25?
All DS1035Z-25 units undergo pre-shipment inspection (PSI). If there is an issue with DS1035Z-25, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1035Z-25 part is unused and in its original packaging.
Return procedure for DS1035Z-25:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1035Z-25 Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
