My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1035Z-25/T&R
- Part No.:
- DS1035Z-25/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- -
- Datasheet:
-
DS1035Z-25/T&R.pdf
- Description:
- DELAY LINE 35TAP 25NS 8-SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,468
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1035Z-25/T&R from Dallas Semiconductor (now Maxim Integrated) is a 3-channel, all-silicon, high-speed delay line IC operating at +5 V with precise 25 ns nominal delay per output (tPLH/tPHL), ±2.0 ns initial tolerance, and ±1.5 ns additional variation over 0°C to 70°C and 4.75–5.25 V. It preserves input signal symmetry via leading/trailing edge accuracy and drives up to 10 LS loads - used in digital timing alignment, clock deskewing, and pulse width control.
For engineers reviewing the DS1035Z-25/T&R datasheet, DS1035Z-25/T&R pinout, DS1035Z-25/T&R application, or DS1035Z-25/T&R equivalent, key selection considerations include guaranteed 25 ns delay matching across all three outputs, SOIC-8 (150-mil) tape-and-reel packaging, ±1.5 ns temperature/voltage drift, 2.5 ns max output rise/fall time, and compatibility with 74F logic load conditions.
Technical Context
The DS1035Z-25/T&R implements three independent, buffered, fixed-delay paths with identical 25 ns propagation delay for both rising (tPLH) and falling (tPHL) edges. Its all-silicon architecture eliminates aging and reliability concerns associated with analog RC or SAW-based delay lines.
It operates strictly within 0°C to 70°C and requires decoupled +5 V supply (4.75–5.25 V); power-up time is 100 ms, and each output delivers 12 mA sink current (IOL) while maintaining 2.0–2.5 ns output transition times into 15 pF load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 25 ns nominal (tPLH/tPHL), matched across IN1→OUT1, IN2→OUT2, IN3→OUT3 |
| Initial delay tolerance | ±2.0 ns at +25°C, VCC = 5.0 V - sets baseline timing margin for system-level setup/hold validation |
| Tolerance over temp/volt | ±1.5 ns across 0°C–70°C and 4.75–5.25 V - defines worst-case skew budget in industrial environments |
| Output drive capability | 12 mA sink (IOL), –1.0 mA source (IOH) - supports direct interfacing to 74F-series logic without external buffers |
| Rise/fall time | 2.0–2.5 ns (tOR/tOF) into 15 pF - ensures minimal jitter contribution in high-speed digital timing chains |
| Supply current | 35 mA typical (ICC) at VCC = 5.25 V, 1 µs period - enables low-power timing insertion in 5 V systems |
Pinout & Package
DS1035Z-25/T&R is housed in an 8-pin SOIC package (150-mil width), RoHS-compliant and compatible with vapor phase, IR, and wave soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Digital input signals | Three independent TTL/CMOS-compatible inputs; each routed to its dedicated 25 ns delay path |
| OUT1, OUT2, OUT3 | Delayed digital outputs | Buffered, edge-aligned outputs with matched 25 ns delay and 10 LS load drive capability |
| VCC | Positive supply | +5 V supply pin; requires local 0.1 µF ceramic decoupling to minimize supply-induced delay variation |
| GND | Ground reference | Common return for all inputs, outputs, and internal circuitry; must be low-impedance for timing stability |
| NC | No connection | Unbonded pin; must remain unconnected to avoid parasitic coupling or latch-up risk |
| Sub | Internal substrate tie | Internally connected to die substrate; no external connection permitted - floating or driven pins may cause malfunction |
Key Features
| Feature | Design Value |
|---|---|
| Three independent 25 ns delays | Enables simultaneous, isolated timing adjustments for multiple signal paths without crosstalk or shared delay drift |
| Leading & trailing edge precision | Maintains input duty cycle integrity - critical for clock distribution, strobe generation, and synchronous sampling |
| All-silicon construction | Eliminates aging, humidity sensitivity, and frequency limitations inherent in analog or SAW delay solutions |
| SOIC-8 (150-mil) tape-and-reel | Supports automated SMT assembly; compatible with standard reflow profiles including vapor phase and IR |
Applications
| Digital Clock Deskewing | Pulse Width Control |
|---|---|
Use Scenario: Aligning arrival times of multiple clock domains in FPGA-to-ASIC interfaces or multi-PLL systems. IC Role / Device Role / Timing Role: DS1035Z-25/T&R provides deterministic, matched 25 ns delay on each clock path to compensate for PCB trace length mismatches. Use Value: Reduces inter-clock skew to ≤3.0 ns (±1.5 ns temp/volt drift), enabling reliable setup/hold timing closure at >40 MHz. | Use Scenario: Extending or trimming pulse widths in test equipment trigger circuits and digital pattern generators. IC Role / Device Role / Timing Role: DS1035Z-25/T&R delays one edge of a logic pulse to adjust duty cycle or create precise gate windows. Use Value: Achieves 25 ns pulse width resolution with <2.5 ns edge uncertainty - sufficient for sub-40 ns timing discrimination. |
| Logic Signal Alignment | High-Speed Data Capture |
Use Scenario: Synchronizing parallel data and strobe signals in memory interface test fixtures or bus analyzers. IC Role / Device Role / Timing Role: DS1035Z-25/T&R delays either data or strobe path by 25 ns to meet JEDEC tDS/tDH window requirements. Use Value: Enables manual timing margin tuning without redesign; supports 100+ MHz DDR-like signaling under industrial temperature range. | Use Scenario: Generating precisely timed sample enable windows for high-speed ADCs or digital oscilloscope front-ends. IC Role / Device Role / Timing Role: DS1035Z-25/T&R creates a clean, jitter-minimized 25 ns aperture gate synchronized to system clock edges. Use Value: Limits aperture uncertainty to ±1.5 ns, directly improving effective ENOB in 100 MSPS+ acquisition systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035M-25 | DIP-8 package; same 25 ns delay, ±2.0 ns initial tolerance, and ±1.5 ns temp/volt drift | Through-hole assembly only; lacks tape-and-reel support and SOIC thermal/mechanical profile | Select DS1035M-25 only for legacy through-hole prototyping or repair where SOIC footprint is incompatible |
| MAX9992ETE+ | 3-channel, 25 ns delay; ±1.0 ns initial tolerance, ±0.5 ns temp drift; 3.3 V operation; TQFN-16 | Lower voltage, tighter tolerance, smaller package - but requires level-shifting in +5 V systems | Choose MAX9992ETE+ when upgrading to 3.3 V logic and requiring sub-nanosecond delay stability; not drop-in compatible |
Compared with DS1035M-25 and MAX9992ETE+, the DS1035Z-25/T&R uniquely combines SOIC-8 tape-and-reel manufacturability, +5 V native operation, and verified 25 ns delay matching - making it optimal for cost-sensitive, volume-produced 5 V digital timing systems requiring proven industrial reliability.
Availability
DS1035Z-25/T&R is available at Aetrix Electronics and suitable for digital timing alignment, clock deskewing, and pulse width control applications requiring stable component supply, consistent parametric performance, and long-term industrial availability.
Supply support for DS1035Z-25/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, now part of Maxim Integrated (a subsidiary of Analog Devices), designs high-reliability timing, memory, and security ICs for industrial, computing, and communications infrastructure.
The DS1035 series was developed specifically as a silicon-based replacement for aging RC and SAW delay lines - targeting applications demanding repeatable, temperature-stable, and solder-reflow-compatible fixed delays in +5 V digital systems.
FAQ
What is the guaranteed delay accuracy of DS1035Z-25/T&R over its full operating temperature and voltage range?
The DS1035Z-25/T&R guarantees a total delay variation of ±3.5 ns (±2.0 ns initial + ±1.5 ns over temperature and voltage) across 0°C to 70°C and 4.75 V to 5.25 V. This includes both tPLH and tPHL measurements referenced to the 1.5 V threshold, ensuring matched rising and falling edge delays critical for duty-cycle preservation in the DS1035Z-25/T&R.
Can DS1035Z-25/T&R drive standard TTL or CMOS loads directly?
Yes, the DS1035Z-25/T&R can drive up to 10 LS-TTL loads per output, with IOL = 12 mA and IOH = –1.0 mA specified at VCC = 4.75 V. Its output structure meets 74F-series interface requirements, allowing direct connection to legacy logic families without external buffers - a key design feature confirmed in the DS1035Z-25/T&R datasheet's DC electrical characteristics table.
Is the Sub pin on DS1035Z-25/T&R required to be connected externally?
No - the Sub pin on DS1035Z-25/T&R is an internal substrate connection and must remain unconnected. External connection risks device malfunction or latch-up. The DS1035Z-25/T&R datasheet explicitly states "do not make any external connections to these pins", and this requirement applies identically to all DS1035 variants including the DS1035Z-25/T&R.
Does DS1035Z-25/T&R support mixed-signal PCB layouts with analog sections?
Yes, the DS1035Z-25/T&R exhibits low ground bounce and tightly controlled output transitions (2.0–2.5 ns rise/fall), minimizing noise coupling. Its all-silicon design avoids RF emissions common in SAW devices. When placed with proper power decoupling (0.1 µF near VCC/GND) and separated from sensitive analog traces, the DS1035Z-25/T&R is suitable for mixed-signal timing functions - as validated in DS1035Z-25/T&R application notes for test equipment designs.
What is the maximum input frequency supported by DS1035Z-25/T&R?
The DS1035Z-25/T&R does not specify a maximum input frequency; instead, it defines minimum input pulse width as 100% of tap delay (i.e., ≥25 ns) and requires input rise/fall times ≤3.0 ns. With these constraints, the DS1035Z-25/T&R reliably handles repetitive signals up to ~20 MHz (50 ns period), provided layout minimizes ringing and maintains clean 5 V logic levels - consistent with DS1035Z-25/T&R AC timing test conditions.
DS1035Z-25/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- -
- Delay to 1st Tap:
- -
- Tap Increment:
- -
- Available Total Delays:
- -
- Number of Independent Delays:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
DS1035Z-25/T&R FAQ
1.How can I place an order for DS1035Z-25/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1035Z-25/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1035Z-25/T&R reliable?
The price and inventory of DS1035Z-25/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1035Z-25/T&R is usually 5 days.
3.What payment methods are accepted for DS1035Z-25/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1035Z-25/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1035Z-25/T&R?
DS1035Z-25/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1035Z-25/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1035Z-25/T&R?
For technical support, including DS1035Z-25/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1035Z-25/T&R requirements.
6.How does Aetrix verify that DS1035Z-25/T&R is sourced from the original manufacturer or authorized distributors?
All DS1035Z-25/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1035Z-25/T&R meets industry standards.
7.What is the process for return or replacement of DS1035Z-25/T&R?
All DS1035Z-25/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1035Z-25/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1035Z-25/T&R part is unused and in its original packaging.
Return procedure for DS1035Z-25/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1035Z-25/T&R Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
