Analog Devices Inc./Maxim Integrated DS1040Z-A20+
- Part No.:
- DS1040Z-A20+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1040Z-A20+.pdf
- Description:
- IC DELAY LINE 5TAP 20NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1040Z-A20+ from Maxim Integrated (formerly Dallas Semiconductor) is a CMOS programmable one-shot pulse generator with rising-edge trigger, dual complementary outputs (OUT/OUT), and five precise pulse width options. Its nominal output pulse width is 20 ns (±5% or ±2 ns), intrinsic delay ≤10 ns, and it drives up to five 74LS loads. It is used in laser power control for magneto-optical disk read/write systems.
For engineers reviewing the DS1040Z-A20+ datasheet, DS1040Z-A20+ pinout, DS1040Z-A20+ application, or DS1040Z-A20+ equivalent, key selection considerations include programmable width accuracy, TTL/CMOS compatibility, dual-output timing alignment, low-power operation at 5 V, and SOIC-8 surface-mount suitability for high-density PCB layouts.
Technical Context
The DS1040Z-A20+ implements a parallel-programmed, edge-triggered monostable multivibrator using all-silicon CMOS logic. Pulse width is selected via three logic-level programming pins (P0–P2), with the A20 variant configured for 20 ns maximum width and 10–20 ns selectable increments.
It delivers both non-inverted and inverted outputs simultaneously with matched propagation delay, enabling differential timing control. The device operates over 0°C to +70°C, requires no external components, and achieves stable width tolerance independent of supply voltage variation within 4.75 V to 5.25 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Pulse Width | 20 ns max; selectable widths: 10 ns, 12.5 ns, 15 ns, 17.5 ns, 20 ns - enables fine-grained laser gating in optical storage |
| Width Tolerance | ±5% or ±2 ns, whichever is greater - ensures repeatable pulse duration across temperature and voltage |
| Intrinsic Delay | 0–10 ns - guarantees minimal latency between trigger edge and output activation |
| Supply Voltage | 4.75 V to 5.25 V - compatible with standard 5 V TTL/CMOS logic rails without regulation |
| Output Drive | Drives ≥5 LS-TTL loads - supports direct interfacing to legacy logic without buffer amplification |
| Input Trigger | Rising-edge sensitive - eliminates false triggering from noise on falling edges |
| Operating Temp | 0°C to +70°C - suitable for commercial-grade embedded control and peripheral subsystems |
Pinout & Package
DS1040Z-A20+ is housed in an 8-pin mini-SOIC (150-mil width) package, RoHS-compliant and vapor-phase solderable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Trigger Input | Rising-edge–sensitive digital input; accepts TTL/CMOS logic levels; minimum pulse width 5 ns |
| P0, P1, P2 | Width Programming Inputs | 3-bit parallel code selects one of five pulse widths; logic levels define exact timing bin |
| GND | Ground Reference | Common return for all internal circuitry and output loads; must be low-impedance |
| OUT | Non-inverted Output | Active-high pulse synchronized to IN rising edge; matches OUT timing within process-matched skew |
| OUT | Inverted Output | Active-low complement of OUT; enables differential signal generation or gate enable/disable pairing |
| VCC | Positive Supply | +5 V supply pin; bypass capacitor recommended near pin for transient current stability |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates hybrid packaging reliability risks and enables auto-insertion and wave soldering |
| Dual complementary outputs | Reduces need for external inverters in timing-critical paths such as laser driver enable/disable control |
| Programmable width increments | Enables precise matching to optical head response time without custom ASIC development |
| Low-power CMOS design | Typical active current ≤35 mA at minimum period - supports thermally constrained optical modules |
| 5% or 2 ns width accuracy | Meets tight jitter budgets in magneto-optical write pulse shaping where pulse edge placement is critical |
Applications
| Laser Power Control | Disk Drive Write Timing |
|---|---|
Use Scenario: Controlling laser diode current pulses during magneto-optical disk writing to prevent thermal damage and ensure bit fidelity. IC Role / Device Role / Timing Role: Precision one-shot generating gated enable pulses with sub-20 ns width and matched dual outputs for driver and monitor paths. Use Value: 20 ns nominal width and ±2 ns absolute tolerance allow accurate energy-per-pulse calibration without trimming. | Use Scenario: Synchronizing magnetic field switching and laser activation in MO disk write heads to maintain track alignment. IC Role / Device Role / Timing Role: Edge-triggered pulse generator providing time-aligned enable and disable signals to separate driver stages. Use Value: Intrinsic delay ≤10 ns and matched OUT/OUT skew enable deterministic inter-stage timing under varying load conditions. |
| Optical Sensor Gating | High-Speed Logic Test Stimulus |
Use Scenario: Gating photodiode or avalanche phototransistor outputs in time-of-flight or LIDAR receiver front-ends. IC Role / Device Role / Timing Role: Generating narrow, repeatable window pulses to sample analog signal peaks while rejecting ambient noise. Use Value: 10–20 ns selectable widths match fast-rising optical transients; 5% width stability ensures consistent sampling aperture. | Use Scenario: Injecting calibrated timing pulses into digital test fixtures to verify setup/hold margins of high-speed logic. IC Role / Device Role / Timing Role: Programmable pulse source delivering known-width stimuli with TTL-compatible drive strength. Use Value: Drives ≥5 LS-TTL loads directly; eliminates need for additional drivers in bench-level validation setups. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable one-shot applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1040M-A20+ | DIP-8 through-hole package; identical electrical specs and pinout mapping | Suitable for prototyping or legacy through-hole assembly; not surface-mount compatible | Select DS1040M-A20+ only when manual soldering or socket-based evaluation is required |
| DS1040Z-A15+ | Nominal width 15 ns; same SOIC-8 package and programming interface | Better suited for ultra-fast gating (e.g., picosecond laser pre-trigger); narrower max width limits energy delivery | Choose DS1040Z-A15+ when system timing budget demands sub-20 ns precision and lower pulse energy |
Compared with DS1040Z-A20+, DS1040M-A20+ offers identical functionality in through-hole form for ease of prototyping, while DS1040Z-A15+ provides tighter width resolution at the cost of reduced maximum pulse duration - both require no layout changes but differ in mechanical integration and timing envelope.
Availability
DS1040Z-A20+ is available at Aetrix Electronics and suitable for magneto-optical storage systems, laser diode driver modules, optical sensor interfaces, and high-speed logic test equipment requiring stable component supply and guaranteed long-term sourcing.
Supply support for DS1040Z-A20+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications.
The DS1040 series was developed by Dallas Semiconductor specifically for programmable pulse generation in optical storage and laser control systems, emphasizing width accuracy, dual-output timing alignment, and robustness in commercial temperature environments.
FAQ
What is the nominal pulse width of DS1040Z-A20+ and how is it programmed?
The DS1040Z-A20+ has a nominal maximum pulse width of 20 ns, with selectable widths of 10 ns, 12.5 ns, 15 ns, 17.5 ns, and 20 ns. Width selection is performed via three logic-level programming pins (P0–P2) tied to VCC or GND. The DS1040Z-A20+ uses a fixed coding scheme per Table 1 in its datasheet, and DS1040Z-A20+ does not require external resistors or capacitors for configuration.
Does DS1040Z-A20+ support both inverting and non-inverting outputs simultaneously?
Yes, DS1040Z-A20+ provides two dedicated output terminals: OUT (non-inverted) and OUT (inverted). Both outputs are generated internally with matched propagation delay and activate synchronously on the rising edge of the IN trigger. This dual-output capability allows DS1040Z-A20+ to drive complementary control paths without external inversion.
What is the intrinsic delay specification for DS1040Z-A20+ and why does it matter?
The intrinsic delay of DS1040Z-A20+ is specified as 0–10 ns - the time between the 1.5 V point on the rising edge of the IN trigger and the 1.5 V point on the leading edge of the OUT pulse. This low, bounded delay ensures deterministic timing in laser gating and test stimulus applications, and DS1040Z-A20+ maintains this spec across its full operating temperature and voltage range.
Can DS1040Z-A20+ operate from a 3.3 V supply?
No, DS1040Z-A20+ is specified only for 4.75 V to 5.25 V operation. Its input thresholds (VIH ≥2.2 V, VIL ≤0.8 V) and output drive characteristics are optimized for 5 V TTL/CMOS logic families. Using DS1040Z-A20+ at 3.3 V may result in unreliable triggering, degraded width accuracy, or failure to meet load-driving specifications.
Is DS1040Z-A20+ RoHS-compliant and what is its package type?
Yes, DS1040Z-A20+ is RoHS-compliant and supplied in an 8-pin mini-SOIC package with 150-mil body width. This package supports vapor-phase, infrared, and wave soldering processes, and DS1040Z-A20+ is rated for commercial temperature operation (0°C to +70°C).
DS1040Z-A20+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Taps/Steps:
- 5
- Function:
- 1-Shot, Programmable
- Delay to 1st Tap:
- 10ns
- Tap Increment:
- 2.5 ns
- Available Total Delays:
- 20ns
- Number of Independent Delays:
- 1
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1040Z-A20+ FAQ
1.How can I place an order for DS1040Z-A20+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1040Z-A20+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1040Z-A20+ reliable?
The price and inventory of DS1040Z-A20+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1040Z-A20+ is usually 5 days.
3.What payment methods are accepted for DS1040Z-A20+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1040Z-A20+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1040Z-A20+?
DS1040Z-A20+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1040Z-A20+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1040Z-A20+?
For technical support, including DS1040Z-A20+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1040Z-A20+ requirements.
6.How does Aetrix verify that DS1040Z-A20+ is sourced from the original manufacturer or authorized distributors?
All DS1040Z-A20+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1040Z-A20+ meets industry standards.
7.What is the process for return or replacement of DS1040Z-A20+?
All DS1040Z-A20+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1040Z-A20+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1040Z-A20+ part is unused and in its original packaging.
Return procedure for DS1040Z-A20+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1040Z-A20+ Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
