Analog Devices Inc./Maxim Integrated DS1040Z-A32+
- Part No.:
- DS1040Z-A32+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1040Z-A32+.pdf
- Description:
- IC DELAY LINE 5TAP 32.5NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1040Z-A32+ from Maxim Integrated (formerly Dallas Semiconductor) is a rising-edge-triggered, CMOS programmable one-shot pulse generator with five precise pulse widths selectable via three parallel programming pins (P0–P2). It delivers nominal output pulse widths from 22.5 ns to 32.5 ns (max 32.5 ns), ±5% or ±2 ns tolerance, intrinsic delay ≤10 ns, and drives up to five 74LS loads - used in magneto-optical laser power control timing circuits.
For engineers reviewing the DS1040Z-A32+ datasheet, DS1040Z-A32+ pinout, DS1040Z-A32+ application, or DS1040Z-A32+ equivalent, key selection criteria include programmable width resolution (2.5 ns increments), dual non-inverted/inverted outputs, TTL/CMOS compatibility, 5 V supply operation, and SOIC-8 packaging for space-constrained embedded timing control.
Technical Context
The DS1040Z-A32+ implements a fully silicon-based, non-retriggerable monostable multivibrator architecture with parallel binary programming of pulse width. Its internal timing is derived from precision on-die RC networks calibrated for 5% or 2 ns accuracy across 0°C to 70°C.
It features two complementary CMOS outputs (OUT and OUT), supports rising-edge trigger only, and guarantees intrinsic propagation delay ≤10 ns from IN to either output at VCC = 5.0 V. Power-up stabilization requires ≤100 ms before timing specifications are valid.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Pulse Width | 32.5 ns - sets upper bound for laser enable duration in optical write cycles |
| Width Tolerance | ±5% or ±2 ns, whichever greater - ensures timing predictability under temperature variation |
| Intrinsic Delay | 0–10 ns - defines minimum latency between trigger edge and output assertion |
| Supply Voltage | 4.75 V to 5.25 V - compatible with standard 5 V logic rails without regulation |
| Output Drive | 5 × 74LS loads - sufficient fanout for direct interface to legacy TTL logic |
| Operating Temp | 0°C to 70°C - suitable for commercial-grade industrial control environments |
| Input Trigger | Rising-edge only - eliminates false triggering from noise on falling edges |
Pinout & Package
DS1040Z-A32+ is housed in an 8-pin SOIC package (150-mil width, JEDEC MS-012), surface-mount compatible with vapor phase, IR, and wave soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Trigger Input | Rising-edge sensitive digital input initiating pulse generation |
| P0, P1, P2 | Width Programming Pins | 3-bit parallel binary code selecting one of five fixed widths (000 = 22.5 ns, 001 = 25 ns, 010 = 27.5 ns, 011 = 30 ns, 100 = 32.5 ns) |
| GND | Ground Reference | Return path for all internal circuitry and output drivers |
| OUT | Non-inverted Output | Active-high pulse synchronized to IN rising edge |
| OUT | Inverted Output | Complementary active-low pulse for differential timing or gate control |
| VCC | Power Supply | +5 V DC supply powering CMOS core and output buffers |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates hybrid component reliability risks and enables auto-insertion |
| Dual complementary outputs | Supports both active-high and active-low timing control without external inverters |
| Low-power CMOS design | Typical active current 35–75 mA - reduces thermal load in dense PCB layouts |
| TTL/CMOS-compatible I/O | Direct interfacing with 74LS, 74F, and modern 5 V logic families without level shifters |
| Programmable width resolution | 2.5 ns step size within A32 variant - enables fine-grained laser pulse shaping |
Applications
| Magneto-Optical Laser Control | Disk Drive Write Timing |
|---|---|
Use Scenario: Precise gating of laser diode current during magnetic domain writing on MO media. IC Role / Device Role / Timing Role: One-shot pulse generator defining laser ON duration with sub-5 ns width tolerance. Use Value: Enables stable 32.5 ns laser pulses critical for consistent bit-cell formation and signal-to-noise ratio. | Use Scenario: Synchronizing head positioning and write-enable signals in legacy 3.5" MO disk drives. IC Role / Device Role / Timing Role: Programmable delay element generating write-gate window aligned to servo burst timing. Use Value: Reduces timing jitter vs. RC-based monostables, improving write margin and data integrity. |
| Industrial Pulse Width Modulation | Test Equipment Trigger Sequencing |
Use Scenario: Generating narrow, repeatable gate pulses for high-frequency MOSFET switching in analog test fixtures. IC Role / Device Role / Timing Role: Fixed-width pulse source controlling power device conduction time in calibration circuits. Use Value: Provides deterministic 32.5 ns ON-time independent of supply drift or temperature, unlike discrete RC timers. | Use Scenario: Coordinating stimulus and capture windows in automated boundary-scan testers. IC Role / Device Role / Timing Role: Edge-triggered timing reference generating synchronized strobe and sample pulses. Use Value: Dual OUT/OUT outputs allow simultaneous activation of DUT enable and scope trigger with matched delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable one-shot applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1040M-A32+ | DIP-8 package (300-mil), identical electrical specs and programming behavior | Suitable for through-hole prototyping or legacy board rework where SOIC footprint unavailable | Select when manual assembly, socketing, or thermal mass requirements favor DIP over SOIC |
| MAX7375EPA+ | 8-pin PDIP, 5 V, but offers adjustable width via external resistor (not binary-programmed); ±10% accuracy | Lacks parallel programming pins and dual outputs; requires external R/C tuning per unit | Choose only if width flexibility outweighs precision, repeatability, and dual-output needs of DS1040Z-A32+ |
Compared with DS1040M-A32+, DS1040Z-A32+ saves board area and supports automated assembly; compared with MAX7375EPA+, it delivers tighter width tolerance (±5% vs ±10%), deterministic programming, and built-in inverted output - critical for timing-critical laser control.
Availability
DS1040Z-A32+ is available at Aetrix Electronics and suitable for magneto-optical storage systems, industrial test equipment, laser driver timing modules, and legacy embedded controller upgrades requiring stable component supply and long-term obsolescence support.
Supply support for DS1040Z-A32+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications.
The DS1040 series was developed by Dallas Semiconductor specifically for high-accuracy, low-jitter programmable pulse generation in optical storage and instrumentation - replacing less reliable hybrid and discrete monostables.
FAQ
What is the exact pulse width range programmed by DS1040Z-A32+?
The DS1040Z-A32+ is factory-programmed to deliver five discrete pulse widths: 22.5 ns, 25 ns, 27.5 ns, 30 ns, and 32.5 ns (maximum), selected by the logic states of P0–P2. All widths maintain ±5% or ±2 ns accuracy, whichever is greater, across 0°C to 70°C operation. This matches the "A32" designation in the part number.
Does DS1040Z-A32+ support retriggering during an active output pulse?
No, DS1040Z-A32+ is a non-retriggerable one-shot. A new trigger input (IN rising edge) occurring while the output pulse is active is ignored until the current pulse completes. This behavior prevents pulse width distortion in synchronous timing chains and is confirmed in the device's logic diagram and timing specifications.
Can DS1040Z-A32+ operate from a 3.3 V supply?
No, DS1040Z-A32+ is specified only for 4.75 V to 5.25 V operation. Its internal timing network, output drive strength, and input thresholds are calibrated for 5 V CMOS/TTL compatibility. Operation below 4.75 V may cause failure to meet pulse width accuracy, delay, or output drive specifications - per DC Electrical Characteristics table.
What is the meaning of "Z" in DS1040Z-A32+?
The "Z" suffix in DS1040Z-A32+ denotes the 8-pin SOIC (150-mil) package variant. This distinguishes it from the DIP-8 version (DS1040M-A32+) and confirms surface-mount compatibility, lower profile, and suitability for automated PCB assembly - as documented in Dallas Semiconductor mechanical drawings and ordering information.
How does DS1040Z-A32+ handle power-up timing stability?
DS1040Z-A32+ requires ≤100 ms after VCC reaches valid level (≥4.75 V) before output pulse width and delay parameters meet datasheet specifications. During this power-up time (tPU), outputs remain in a high-impedance or indeterminate state. System designs must ensure trigger signals are gated or delayed until after tPU expires to avoid invalid pulses.
DS1040Z-A32+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Taps/Steps:
- 5
- Function:
- 1-Shot, Programmable
- Delay to 1st Tap:
- 22.5ns
- Tap Increment:
- 2.5 ns
- Available Total Delays:
- 32.5ns
- Number of Independent Delays:
- 1
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1040Z-A32+ FAQ
1.How can I place an order for DS1040Z-A32+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1040Z-A32+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1040Z-A32+ reliable?
The price and inventory of DS1040Z-A32+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1040Z-A32+ is usually 5 days.
3.What payment methods are accepted for DS1040Z-A32+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1040Z-A32+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1040Z-A32+?
DS1040Z-A32+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1040Z-A32+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1040Z-A32+?
For technical support, including DS1040Z-A32+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1040Z-A32+ requirements.
6.How does Aetrix verify that DS1040Z-A32+ is sourced from the original manufacturer or authorized distributors?
All DS1040Z-A32+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1040Z-A32+ meets industry standards.
7.What is the process for return or replacement of DS1040Z-A32+?
All DS1040Z-A32+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1040Z-A32+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1040Z-A32+ part is unused and in its original packaging.
Return procedure for DS1040Z-A32+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1040Z-A32+ Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
