Analog Devices Inc./Maxim Integrated DS1040Z-D70
- Part No.:
- DS1040Z-D70
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1040Z-D70.pdf
- Description:
- IC DELAY LINE 5TAP 70NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,391
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1040Z-D70 from Dallas Semiconductor (now Maxim Integrated) is a rising-edge-triggered, CMOS programmable one-shot pulse generator with five precise pulse widths (30 ns to 70 ns), ±5% or ±2 ns width tolerance, and dual inverting/non-inverting outputs. It operates at 5 V, drives up to five 74LS loads, and targets laser power control in magneto-optical disk read/write systems.
For engineers reviewing the DS1040Z-D70 datasheet, DS1040Z-D70 pinout, DS1040Z-D70 application, or DS1040Z-D70 equivalent, key selection factors include programmable width resolution (10 ns steps), intrinsic delay ≤10 ns, TTL/CMOS compatibility, SOIC-8 packaging, and guaranteed operation from 0°C to 70°C.
Technical Context
The DS1040Z-D70 implements a parallel-programmed, edge-triggered monostable multivibrator using all-silicon CMOS logic. Pulse width is selected via three binary-coded programming pins (P0–P2), with fixed width mapping per Table 1: 30/40/50/60/70 ns max widths across eight input combinations.
It features dual complementary outputs (OUT and OUT̅), intrinsic propagation delay ≤10 ns from trigger edge to output edge, and stable timing over temperature (±3% or ±1 ns variation from 0°C to 70°C). Power-up stabilization requires ≤100 ms before timing specs are valid.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Pulse Width | 70 ns - defines longest controllable laser enable or gate duration |
| Width Resolution | 10 ns steps (30/40/50/60/70 ns) - enables fine-grained timing control for optical write pulse shaping |
| Width Tolerance | ±5% or ±2 ns, whichever greater - ensures predictable pulse edge placement in closed-loop servo timing |
| Intrinsic Delay | 0–10 ns - limits minimum latency between trigger and output activation |
| Supply Voltage | 4.75 V to 5.25 V - compatible with standard 5 V TTL/CMOS logic rails without regulation |
| Output Drive | Drives 5 × 74LS loads - sufficient fanout for direct interface to legacy logic or level-shifting buffers |
| Operating Temp | 0°C to +70°C - validated for commercial-grade embedded optical subsystems |
Pinout & Package
DS1040Z-D70 is housed in an 8-pin SOIC package (150-mil width), surface-mount compatible with vapor phase, IR, and wave soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Trigger Input | Rising-edge sensitive digital input; initiates pulse generation on active transition |
| P0, P1, P2 | Width Programming Pins | 3-bit parallel code selects one of five pulse widths (30/40/50/60/70 ns) |
| GND | Ground Reference | Return path for supply and signal currents; must be low-impedance for timing stability |
| OUT | Non-inverted Output | Active-high pulse synchronized to IN rising edge; used for direct gating |
| OUT̅ | Inverted Output | Complementary active-low pulse; eliminates need for external inverter in differential drive |
| VCC | Positive Supply | +5 V DC input; powers internal CMOS logic and output drivers |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon CMOS construction | Eliminates hybrid component reliability risks and enables auto-insertion in PCB assembly |
| Dual complementary outputs | Reduces external component count by providing both logic polarities from single device |
| Programmable width with 10 ns granularity | Supports precise laser diode current pulse tuning without redesigning timing circuitry |
| ≤10 ns intrinsic delay | Minimizes jitter accumulation in high-speed optical write timing chains |
| TTL/CMOS-compatible I/O | Interoperates directly with legacy microcontrollers, FPGAs, and logic families without level shifters |
Applications
| Magneto-Optical Disk Write Control | Laser Diode Gate Timing |
|---|---|
Use Scenario: Precise control of laser pulse duration during magnetic domain switching on MO media. IC Role / Device Role / Timing Role: One-shot pulse generator setting exact write-enable window aligned to spindle position. Use Value: Enables repeatable 70 ns laser-on time with ±2 ns absolute accuracy, critical for bit-cell fidelity. | Use Scenario: Gating high-current laser driver ICs in optical storage heads. IC Role / Device Role / Timing Role: Generates clean, jitter-minimized enable pulses synchronized to data clock edges. Use Value: Intrinsic delay ≤10 ns ensures sub-15 ns total system latency from trigger to laser turn-on. |
| Disk Drive Servo Timing | Legacy Logic Timing Calibration |
Use Scenario: Generating reference strobes for head-position feedback sampling in MO drives. IC Role / Device Role / Timing Role: Stable-width pulse source for ADC sampling window definition. Use Value: 5% width tolerance maintains consistent sample aperture across temperature and voltage variation. | Use Scenario: Verifying setup/hold timing margins of vintage 74LS-based control logic. IC Role / Device Role / Timing Role: Programmable delay element replacing RC networks in test fixtures. Use Value: Five discrete, calibrated widths (30–70 ns) allow deterministic margin testing without component swaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable one-shot applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1040M-D70 | DIP-8 package; identical electrical specs and pinout; 300-mil through-hole footprint | Suitable for prototyping or legacy through-hole PCBs; not surface-mount compatible | Select DS1040M-D70 only when DIP mounting is required; otherwise DS1040Z-D70 preferred for automated SMT assembly |
| MC14538BDR2G | CMOS dual retriggerable monostable; fixed 100 ns min width; no programmable width selection | Lacks multi-width flexibility; requires external resistors/capacitors for width adjustment | Use MC14538BDR2G only if fixed-width timing suffices and board space allows RC tuning components |
Compared with DS1040M-D70 and MC14538BDR2G, the DS1040Z-D70 uniquely delivers factory-calibrated, pin-selectable widths in a compact SOIC-8 package-enabling zero-component, software-configurable timing without layout changes or calibration overhead.
Availability
DS1040Z-D70 is available at Aetrix Electronics and suitable for magneto-optical storage systems, laser diode gate control circuits, disk drive servo subsystems, and legacy logic timing calibration requiring stable component supply and long-term obsolescence management.
Supply support for DS1040Z-D70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor, now part of Maxim Integrated (a subsidiary of Analog Devices), designs precision timing, memory, and interface ICs for industrial, computing, and communications applications.
The DS1040 series was developed specifically for high-reliability, programmable pulse generation in optical storage and instrumentation systems where hybrid timing solutions posed yield and longevity challenges.
FAQ
What is the exact pulse width range supported by DS1040Z-D70?
The DS1040Z-D70 provides five discrete, factory-programmed pulse widths: 30 ns, 40 ns, 50 ns, 60 ns, and 70 ns maximum. These values are defined by the logic states on P0–P2 pins per Table 1 in the datasheet. Minimum width equals maximum width minus 10 ns for each step, resulting in a 20 ns minimum pulse for the 30 ns variant and 60 ns for the 70 ns variant. DS1040Z-D70 does not support intermediate or analog-adjusted widths.
Is DS1040Z-D70 pin-compatible with other DS1040 variants like DS1040Z-100?
Yes, DS1040Z-D70 shares identical SOIC-8 pinout, supply requirements, and logic interface with all DS1040Z-series devices including DS1040Z-100. The only functional difference is the programmed width table-DS1040Z-D70 maps P0–P2 codes to 30/40/50/60/70 ns, while DS1040Z-100 maps to 20/40/60/80/100 ns. No PCB change is needed when substituting within the DS1040Z family.
What is the intrinsic delay specification for DS1040Z-D70 and how is it measured?
The intrinsic delay (tD) of DS1040Z-D70 is specified as 0–10 ns, measured from the 1.5 V point on the rising edge of the IN trigger pulse to the 1.5 V point on the rising edge of the OUT pulse under test conditions (VCC = 5.0 V ±0.1 V, TA = 25°C). This delay is independent of programmed width and represents fixed propagation latency through internal logic gates and output drivers.
Can DS1040Z-D70 operate outside the 0°C to +70°C range?
No-DS1040Z-D70 is rated exclusively for 0°C to +70°C operation per its Absolute Maximum Ratings and DC/AC Electrical Characteristics tables. While storage temperature extends to −55°C to +125°C, functional timing performance (width accuracy, delay, drive strength) is only guaranteed within the 0°C to +70°C range. For extended temperature use, Dallas offered DS1040X variants (e.g., DS1040X-D70), which are not equivalent to DS1040Z-D70.
Does DS1040Z-D70 require external components for basic operation?
No-DS1040Z-D70 operates stand-alone with only VCC, GND, IN, and load connections. No external resistors, capacitors, or timing components are needed. The pulse width is fully determined by the static logic states of P0–P2. Decoupling capacitor (0.1 µF ceramic) near VCC/GND is recommended for noise immunity but is not functionally required for timing generation.
DS1040Z-D70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Taps/Steps:
- 5
- Function:
- 1-Shot, Programmable
- Delay to 1st Tap:
- 30ns
- Tap Increment:
- 10 ns
- Available Total Delays:
- 70ns
- Number of Independent Delays:
- 1
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1040Z-D70 FAQ
1.How can I place an order for DS1040Z-D70 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1040Z-D70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1040Z-D70 reliable?
The price and inventory of DS1040Z-D70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1040Z-D70 is usually 5 days.
3.What payment methods are accepted for DS1040Z-D70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1040Z-D70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1040Z-D70?
DS1040Z-D70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1040Z-D70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1040Z-D70?
For technical support, including DS1040Z-D70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1040Z-D70 requirements.
6.How does Aetrix verify that DS1040Z-D70 is sourced from the original manufacturer or authorized distributors?
All DS1040Z-D70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1040Z-D70 meets industry standards.
7.What is the process for return or replacement of DS1040Z-D70?
All DS1040Z-D70 units undergo pre-shipment inspection (PSI). If there is an issue with DS1040Z-D70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1040Z-D70 part is unused and in its original packaging.
Return procedure for DS1040Z-D70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1040Z-D70 Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
