Analog Devices Inc./Maxim Integrated DS1073M-100
- Part No.:
- DS1073M-100
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Programmable Timers and Oscillators
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1073M-100.pdf
- Description:
- IC OSC DUAL FX FREQ 100MHZ 8-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1073M-100 from Maxim Integrated is a user-programmable 3V fixed-frequency oscillator with dual outputs, delivering up to 100.000MHz from internal oscillator or external reference, ±0.5% initial accuracy, and 2.7–3.6V supply operation. It integrates on-chip prescaler (÷1/2/4), programmable divider (÷2 to ÷513), non-volatile register storage, and synchronous output enable - used in FPGA clocking, microcontroller timing, and industrial control systems requiring field-reprogrammable clock sources.
For engineers reviewing the DS1073M-100 datasheet, DS1073M-100 pinout, DS1073M-100 application, or DS1073M-100 equivalent, key selection considerations include its dual-output capability (I/O and OUT0), power-down mode (0.8µA standby), glitch-free reference switching (SELX), and EEPROM-based configuration enabling post-manufacture frequency reprogramming without hardware changes.
Technical Context
The DS1073M-100 implements a master oscillator followed by a user-selectable prescaler and a 9-bit programmable divider (N = 2–513), with register values stored in non-volatile memory. Its architecture supports three reference modes: internal oscillator (≈100MHz base), external clock (≤50MHz), or fundamental-mode crystal (≤25MHz) connected between OSCIN and XTAL.
It features two independent outputs: I/O (main programmable output, gated by OE) and OUT0 (reference output, unaffected by OE but disabled during power-down). The PDN/SELX pin serves dual functions - power-down control (active-low) or real-time reference selection - determined by the PDN bit in the MUX register, enabling flexible system-level clock management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Output Frequency | 100.000MHz - factory-configured maximum; actual output depends on programmed M/N values and selected reference. |
| Initial Frequency Accuracy | ±0.5% at TA = 25°C, VCC = 3.15V - enables precise timing without calibration in commercial applications. |
| Temp/Voltage Variation | ±1% over 0°C to +70°C and 2.7–3.6V - ensures stable clock delivery across operating conditions. |
| Supply Current (Active) | 25mA max at 100MHz, CL = 15pF - defines power budget for high-speed clock generation in embedded systems. |
| Standby Current | 0.8µA in power-down mode - supports ultra-low-power sleep states in battery-operated equipment. |
| Jitter | 100ps (3σ) - meets timing margin requirements for high-speed digital interfaces like parallel buses or legacy ADCs. |
| Output Duty Cycle | 40–60% for both I/O and OUT0 - maintains symmetrical waveform for reliable edge-triggered logic sampling. |
Pinout & Package
DS1073M-100 is housed in a 300-mil 8-pin DIP package, compatible with through-hole assembly and prototyping breadboards. Pin assignments are electrically identical to the SOIC variant (DS1073Z-100), ensuring layout reuse across form factors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/O | Main oscillator output / serial programming input | Dual-function pin: delivers final divided clock signal in operation mode; accepts 1-Wire programming data when pulled high at power-up. |
| OUT0 | Reference output | Provides buffered master clock (MCLK) or external reference pre-divider; remains active during OE assertion but disables cleanly during power-down. |
| VCC | Power supply | 2.7–3.6V single-supply input; powers all internal blocks including oscillator, dividers, and I/O buffers. |
| GND | Ground reference | Analog/digital common return; must be low-impedance to minimize jitter and ensure stable oscillation. |
| OSCIN | External clock input | Accepts CMOS-level clock signal ≤50MHz; used alone or with XTAL for crystal reference (fundamental mode only). |
| PDN/SELX | Power-down or reference select control | Configurable via MUX register: active-low shutdown (PDN=1) or glitch-free internal/external clock switching (PDN=0). |
| XTAL | Crystal connection | Connects to one terminal of fundamental-mode crystal (≤25MHz); other terminal ties to OSCIN; left open if unused. |
| OE | Output enable | Synchronous gating: pulls I/O low at next high-to-low transition (no pulse truncation); does not affect OUT0. |
Key Features
| Feature | Design Value |
|---|---|
| Non-volatile frequency programming | EEPROM-stored MUX/DIV registers allow field reconfiguration without soldering or component replacement - critical for design iteration and EOL mitigation. |
| Dual independent outputs | I/O (programmable) and OUT0 (reference) support separate clock domains - e.g., CPU core clock and peripheral bus clock from same device. |
| Glitch-free reference switching | SELX-controlled transition between internal/external clocks uses enabling sequencer to avoid metastability - essential for fault-tolerant systems requiring runtime clock source redundancy. |
| Synchronous output enable | OE asserts/disables I/O with deterministic phase alignment - eliminates runt pulses that could corrupt state machines or cause false interrupts in real-time controllers. |
| Ultra-low-power shutdown | 0.8µA standby current and full oscillator disable during PDN activation - extends battery life in portable instrumentation and sensor nodes. |
Applications
| Industrial PLC Timing | FPGA Configuration Clock |
|---|---|
Use Scenario: Synchronizing I/O scan cycles and communication modules in programmable logic controllers operating across -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Primary system clock generator with temperature-stable 100MHz output, configured via EEPROM to match specific processor and bus timing requirements. Use Value: Eliminates need for multiple discrete oscillators and external dividers; ±1% variation over industrial temp range ensures deterministic scan timing without recalibration. | Use Scenario: Providing configuration clock during FPGA startup and reconfiguration in test equipment and adaptive computing platforms. IC Role / Device Role / Timing Role: Programmable clock source delivering precise 66.667MHz or 100MHz to FPGA configuration interface, with OE enabling controlled clock gating during partial reconfig. Use Value: Field-programmable frequency allows matching evolving FPGA families without PCB revision; synchronous OE prevents configuration errors caused by truncated clock edges. |
| Medical Imaging Data Acquisition | Automotive Diagnostic Interface |
Use Scenario: Clocking high-speed ADCs and digital signal processors in ultrasound and MRI front-end modules requiring low-jitter sampling clocks. IC Role / Device Role / Timing Role: Low-jitter (100ps) reference source for analog-to-digital conversion, with OUT0 feeding ADC sampling clock and I/O driving DSP core clock. Use Value: Dual-output architecture avoids clock fanout ICs; ±0.5% initial accuracy reduces post-capture calibration overhead in time-critical imaging pipelines. | Use Scenario: Generating ISO 15765-2 compliant CAN FD bit timing clocks in vehicle diagnostic gateways and telematics control units. IC Role / Device Role / Timing Role: Configurable clock source delivering 40MHz or 80MHz to CAN controller PHY layer, with SELX enabling failover to backup crystal if primary oscillator fails. Use Value: Real-time reference switching supports ASIL-B fault containment strategies; EEPROM programming allows OEM-specific timing tuning per vehicle platform. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | 3-output I²C-programmable clock generator (DC–200MHz), integrated PLL, no internal oscillator, requires external crystal. | Supports multi-frequency synthesis and spread-spectrum clocking; lacks single-pin power-down and 1-Wire interface. | Choose Si5351A-B-GM when multiple synchronized frequencies or fine-resolution tuning are required; DS1073M-100 is preferred for simpler, lower-cost, self-contained clocking with EEPROM persistence. |
| ICS843002AGI-01LFT | Fixed-frequency LVDS oscillator (100MHz), no programmability, 3.3V supply, ±25ppm stability, 0.5ps RMS jitter. | Delivers higher precision and lower jitter but cannot be reconfigured post-deployment or support dual-reference operation. | Choose ICS843002AGI-01LFT for metrology-grade timing where absolute stability outweighs flexibility; DS1073M-100 suits cost-sensitive, field-adaptable designs needing reprogrammability. |
Compared with Si5351A-B-GM and ICS843002AGI-01LFT, the DS1073M-100 uniquely combines factory-shippable default configuration, on-board non-volatile memory for field updates, and dual-reference capability - making it optimal for applications where design iteration, supply chain resilience, and functional safety redundancy are prioritized over ultra-low jitter or multi-frequency synthesis.
Availability
DS1073M-100 is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive diagnostics requiring stable component supply, long-term lifecycle support, and field-programmable timing solutions.
Supply support for DS1073M-100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, medical, and communications markets.
The DS1073 product line delivers programmable, self-contained clock generators targeting cost-sensitive embedded systems needing configurable timing without external components or complex configuration protocols.
FAQ
What is the maximum output frequency of the DS1073M-100?
The DS1073M-100 is factory-configured for a maximum output frequency of 100.000MHz when using the internal oscillator. Actual output depends on programmed prescaler (M = 1/2/4) and divider (N = 2–513) values, and may be lower based on selected reference (internal, external clock ≤50MHz, or crystal ≤25MHz). The DS1073M-100 datasheet specifies this as the upper limit for the -100 variant.
How is the DS1073M-100 programmed after manufacturing?
The DS1073M-100 is programmed via its I/O pin using a 1-Wire protocol: a ~5kΩ pullup resistor applied to I/O at power-up initiates programming mode, allowing a bus master to write to the 9-bit DIV and 9-bit MUX registers. Values are stored in on-chip EEPROM and persist across power cycles. The DS1073M-100 defaults to DIV=0x000 (÷2) and MUX=0x034 unless factory-programmed otherwise.
Does the DS1073M-100 support both commercial and industrial temperature ranges?
Yes, the DS1073M-100 operates across the industrial temperature range (-40°C to +85°C) with relaxed specifications: ±2.5% combined frequency variation over voltage and temperature, versus ±1% for the commercial range (0°C to +70°C). DC and AC electrical characteristics are fully specified for both grades in the DS1073M-100 datasheet.
What is the function of the PDN/SELX pin on the DS1073M-100?
The PDN/SELX pin on the DS1073M-100 has dual functionality determined by the PDN bit in the MUX register: when PDN=1, it acts as an active-low power-down control disabling the oscillator and placing outputs in high-impedance; when PDN=0, it serves as a glitch-free reference selector toggling between internal oscillator and external/crystal source. This configurability makes the DS1073M-100 adaptable to diverse system-level clock management needs.
Can the DS1073M-100 generate two different frequencies simultaneously?
No, the DS1073M-100 generates one main output frequency on the I/O pin (programmable via M/N dividers), while the OUT0 pin provides an undivided reference signal - either the internal master clock (MCLK), external clock, or crystal-derived signal - depending on the E/I and MSEL bits. Both outputs derive from the same reference source and share the same base frequency; they are not independently programmable to different values. This behavior is inherent to the DS1073M-100 architecture.
DS1073M-100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconOscillator™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Oscillator, Fixed Frequency (Dual)
- Count:
- -
- Frequency:
- 100MHz
- Voltage - Supply:
- 2.7V ~ 3.6V
- Current - Supply:
- 25 mA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 8-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
DS1073M-100 FAQ
1.How can I place an order for DS1073M-100 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1073M-100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1073M-100 reliable?
The price and inventory of DS1073M-100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1073M-100 is usually 5 days.
3.What payment methods are accepted for DS1073M-100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1073M-100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1073M-100?
DS1073M-100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1073M-100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1073M-100?
For technical support, including DS1073M-100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1073M-100 requirements.
6.How does Aetrix verify that DS1073M-100 is sourced from the original manufacturer or authorized distributors?
All DS1073M-100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1073M-100 meets industry standards.
7.What is the process for return or replacement of DS1073M-100?
All DS1073M-100 units undergo pre-shipment inspection (PSI). If there is an issue with DS1073M-100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1073M-100 part is unused and in its original packaging.
Return procedure for DS1073M-100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1073M-100 Tags

-
NE555DR
Texas Instruments

-
SA555DR
Texas Instruments

-
NA555DR
Texas Instruments

-
SE555DR
Texas Instruments

-
NE555P
Texas Instruments
-
CD4541BM96
Texas Instruments

-
CD4541BE
Texas Instruments

-
TLC555QDR
Texas Instruments

-
TLC555IDR
Texas Instruments

-
TLC555QDRQ1
Texas Instruments

-
TPL5010DDCR
Texas Instruments

-
TLC555CP
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

