Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Programmable Timers and Oscillators

Analog Devices Inc./Maxim Integrated DS1073Z-300

Name: DS1073Z-300
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1073Z-300
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1073Z-300

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Programmable Timers and Oscillators

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: DS1073Z-300.pdf

Description:: DS1073 ECONOSCILLATOR/DIVIDER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:289

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1073Z-300 from Maxim Integrated is a user-programmable 3V fixed-frequency oscillator with dual outputs (I/O and OUT0), on-chip prescaler (÷1, ÷2, ÷4), and non-volatile divider (N = 2 to 513). It supports internal oscillator, external clock, or fundamental-mode crystal reference, operates from 2.7V to 3.6V, and delivers ±0.5% initial frequency accuracy at 25°C - used in programmable clock generation for FPGA configuration and microcontroller timing.

For engineers reviewing the DS1073Z-300 datasheet, DS1073Z-300 pinout, DS1073Z-300 application, or DS1073Z-300 equivalent, key selection criteria include its 8-pin SOIC package, synchronous output enable (OE), power-down mode (PDN/SELX), and field-programmable EEPROM-based frequency configuration without external components.

Technical Context

The DS1073Z-300 integrates a master oscillator followed by a user-selectable prescaler and a 9-bit programmable divider (N), enabling output frequencies from 29.3 kHz to 100 MHz. Its architecture supports three reference sources - internal oscillator, external clock via OSCIN, or crystal between OSCIN and XTAL - selected via MUX register bits E/I and PDN.

It features two synchronized outputs: I/O (main divided output, gated by OE) and OUT0 (reference output, unaffected by OE but disabled during power-down). The device uses a 1-Wire–compatible programming interface on the I/O pin, with non-volatile storage of MUX and DIV register values, allowing in-system reconfiguration prior to board assembly.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency Range	29.3 kHz to 100 MHz - covers low-speed peripherals and high-speed logic clocks with single-device flexibility.
Initial Frequency Accuracy	±0.5% at 25°C - enables precise timing without calibration in commercial-temperature applications.
Supply Voltage	2.7 V to 3.6 V - compatible with modern 3V logic families and battery-backed systems.
Power-Down Current	0.8 µA - reduces system standby power significantly when clocking is temporarily suspended.
Output Enable Timing	Synchronous gating with ≤2 × MCLK delay - prevents pulse truncation and ensures deterministic phase alignment on enable/disable.
Jitter	100 ps (3σ) - suitable for moderate-speed digital interfaces requiring stable edge placement.
Package	150-mil 8-pin SOIC - compact surface-mount footprint for space-constrained PCB layouts.

Pinout & Package

DS1073Z-300 is housed in a 150-mil 8-pin SOIC package (JEDEC MS-012AC), with lead finish SnPb or RoHS-compliant matte tin, rated for commercial temperature range (0°C to +70°C).

Pin/Terminal	Circuit Role	Design Meaning
I/O	Main oscillator output / serial programming input	Dual-function pin: delivers final divided clock (OUT) in operation mode; accepts 1-Wire programming data in Program mode.
OUT0	Reference output	Provides unmodified prescaler output (MCLK); unaffected by OE but disabled during power-down; can be permanently disabled via EN0 bit.
VCC	Positive supply	2.7V–3.6V power rail; decoupling capacitor required near pin for stable oscillation.
GND	Ground reference	Common return path for all internal circuitry and output drivers.
OSCIN	External clock input	Accepts up to 50 MHz CMOS-level signal; also serves as one terminal for crystal connection when XTAL is used.
PDN/SELX	Power-down or reference select control	Function determined by PDN bit: active-low power-down (PDN=1) or real-time internal/external reference switch (PDN=0).
XTAL	Crystal connection	Connects to OSCIN to form fundamental-mode crystal oscillator; must be left open if not used.
OE	Output enable	Active-high synchronous gate: holds I/O low at next high-to-low transition (no pulse truncation); does not affect OUT0.

Key Features

Feature	Design Value
Non-volatile frequency programming	EEPROM-stored MUX/DIV registers allow field configuration before deployment - eliminates custom mask ROM or external PLL components.
Dual independent outputs	I/O (programmable divider output) and OUT0 (prescaler output) support simultaneous clock distribution to different subsystems with distinct timing requirements.
Synchronous output enable	OE gating aligns transitions to internal clock edges - guarantees glitch-free enable/disable without violating setup/hold in downstream logic.
Three reference source options	Internal oscillator, external clock, or crystal - selectable via register or real-time pin control (SELX mode), enabling design reuse across timing-critical and cost-sensitive variants.
Low-power power-down mode	0.8 µA quiescent current with full oscillator shutdown - ideal for battery-powered devices requiring intermittent clocking.

Applications

FPGA Configuration Clocking	Microcontroller System Clock
Use Scenario: Providing stable, programmable startup clock for Xilinx or Intel FPGA configuration PROMs and logic fabric initialization. IC Role / Device Role / Timing Role: Primary clock source generating precise 25–100 MHz configuration clock with guaranteed monotonic startup and no external components. Use Value: Eliminates need for discrete crystal + buffer + divider chain; factory-default N=2 yields 50 MHz from 100 MHz internal oscillator, configurable per board revision.	Use Scenario: Supplying main system clock to ARM Cortex-M or RISC-V microcontrollers in industrial control modules. IC Role / Device Role / Timing Role: Programmable oscillator delivering exact MCU core clock (e.g., 48 MHz USB-compatible or 64 MHz real-time processing rate) with voltage/temperature stability. Use Value: ±1% combined variation over 0°C–70°C and 2.7–3.6 V ensures reliable CPU timing without margining; OE allows dynamic clock gating during sleep modes.
Programmable Peripheral Timing	Legacy Interface Synchronization
Use Scenario: Generating variable baud-rate clocks for UART, SPI, or I²C peripherals in test equipment with multi-standard support. IC Role / Device Role / Timing Role: Frequency divider providing adjustable clock rates (e.g., 1.8432 MHz, 3.072 MHz, 6.144 MHz) from a single hardware design. Use Value: On-the-fly reprogramming via 1-Wire enables firmware-driven clock switching - avoids hardware changes when supporting new protocols.	Use Scenario: Replacing aging crystal oscillators in legacy industrial PLCs requiring drop-in timing upgrades with improved stability. IC Role / Device Role / Timing Role: Pin-compatible replacement for fixed-frequency XO modules, offering same 8-pin SOIC footprint and CMOS output levels. Use Value: Maintains existing PCB layout while adding programmability and ±0.5% accuracy - extends product lifecycle without redesign.

FPGA Configuration Clocking

Microcontroller System Clock

Use Scenario: Providing stable, programmable startup clock for Xilinx or Intel FPGA configuration PROMs and logic fabric initialization.

IC Role / Device Role / Timing Role: Primary clock source generating precise 25–100 MHz configuration clock with guaranteed monotonic startup and no external components.

Use Value: Eliminates need for discrete crystal + buffer + divider chain; factory-default N=2 yields 50 MHz from 100 MHz internal oscillator, configurable per board revision.

Use Scenario: Supplying main system clock to ARM Cortex-M or RISC-V microcontrollers in industrial control modules.

IC Role / Device Role / Timing Role: Programmable oscillator delivering exact MCU core clock (e.g., 48 MHz USB-compatible or 64 MHz real-time processing rate) with voltage/temperature stability.

Use Value: ±1% combined variation over 0°C–70°C and 2.7–3.6 V ensures reliable CPU timing without margining; OE allows dynamic clock gating during sleep modes.

Programmable Peripheral Timing

Legacy Interface Synchronization

Use Scenario: Generating variable baud-rate clocks for UART, SPI, or I²C peripherals in test equipment with multi-standard support.

IC Role / Device Role / Timing Role: Frequency divider providing adjustable clock rates (e.g., 1.8432 MHz, 3.072 MHz, 6.144 MHz) from a single hardware design.

Use Value: On-the-fly reprogramming via 1-Wire enables firmware-driven clock switching - avoids hardware changes when supporting new protocols.

Use Scenario: Replacing aging crystal oscillators in legacy industrial PLCs requiring drop-in timing upgrades with improved stability.

IC Role / Device Role / Timing Role: Pin-compatible replacement for fixed-frequency XO modules, offering same 8-pin SOIC footprint and CMOS output levels.

Use Value: Maintains existing PCB layout while adding programmability and ±0.5% accuracy - extends product lifecycle without redesign.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351A-B-GM	3-output I²C-programmable clock generator with integrated PLL; requires external crystal; higher jitter (≈250 ps) but wider frequency range (8 kHz–200 MHz).	Supports multiple independent frequencies simultaneously; better suited for multi-clock domain SoC interfaces than single-output timing.	Choose Si5351A-B-GM when >1 synchronized clock is needed or when I²C control is preferred over 1-Wire.
ICS843002AGI-01LFT	Fixed-frequency LVDS clock generator (100 MHz); no programmability; lower jitter (30 ps); requires external crystal or clock source.	Delivers ultra-low-jitter output for high-speed SerDes; lacks on-chip dividers, prescalers, or EEPROM storage.	Choose ICS843002AGI-01LFT only when fixed 100 MHz LVDS output and sub-50 ps jitter are mandatory, and programmability is unnecessary.

Compared with Si5351A-B-GM and ICS843002AGI-01LFT, the DS1073Z-300 uniquely combines EEPROM-based field programming, dual CMOS outputs, and zero-external-component operation in an 8-pin SOIC - making it optimal for cost-sensitive, single-clock applications where layout simplicity and post-manufacturing flexibility are critical.

Availability

DS1073Z-300 is available at Aetrix Electronics and suitable for FPGA configuration, microcontroller system clocking, and programmable peripheral timing requiring stable component supply, consistent parametric performance, and long-term production continuity.

Supply support for DS1073Z-300 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, communications, and computing applications.

The DS1073 family delivers programmable, low-cost clock generation targeting embedded systems where flexibility, small size, and minimal BOM count outweigh ultra-low jitter or multi-output complexity.

FAQ

What is the maximum output frequency supported by the DS1073Z-300?

The DS1073Z-300 supports a maximum output frequency of 100 MHz when configured with the internal oscillator and appropriate prescaler/divider settings. This limit applies regardless of whether the internal oscillator, external clock, or crystal reference is selected - though external input to OSCIN is capped at 50 MHz, and crystal frequency is limited to 25 MHz in fundamental mode.

How is the DS1073Z-300 programmed, and what interface does it use?

The DS1073Z-300 is programmed using a 1-Wire–compatible serial interface on the I/O pin. Programming requires pulling I/O high via a ~5 kΩ resistor at power-up to enter Program mode, then issuing Write MUX Register [02H] and Write DIV Register [01H] commands. All register values (including prescaler, divider, and mode bits) are stored non-volatily in on-chip EEPROM.

Does the DS1073Z-300 support both commercial and industrial temperature ranges?

The DS1073Z-300 variant is specified for the commercial temperature range (0°C to +70°C). For industrial operation (-40°C to +85°C), the DS1073M-300 (DIP) or DS1073Z-300I (SOIC, industrial-grade marking) must be used - these share identical functionality but guarantee ±2.5% combined frequency variation over the extended range.

Can the DS1073Z-300 operate without an external crystal or clock source?

Yes - the DS1073Z-300 contains an internal oscillator and requires no external components to function. It ships factory-configured for half its max frequency (e.g., DS1073Z-300 defaults to 50 MHz output), and users may reprogram divider and prescaler values in-system to achieve any frequency from 29.3 kHz to 100 MHz using only the internal reference.

What happens to the OUT0 output when the OE pin is asserted low?

The OE pin has no effect on OUT0 - it only gates the main I/O output. OUT0 remains active and continues delivering the prescaler output (MCLK) even when OE is low. However, OUT0 is disabled (driven high-impedance) during power-down mode, and can be permanently disabled via the EN0 bit in the MUX register to reduce power consumption.

DS1073Z-300 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: EconOscillator™

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Active

Type:: Oscillator, Fixed Frequency (Dual)

Count:: -

Frequency:: -

Voltage - Supply:: 2.7V ~ 3.6V

Current - Supply:: 25 mA

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 8-SOIC

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

DS1073Z-300 FAQ

1.How can I place an order for DS1073Z-300 through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1073Z-300 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1073Z-300 reliable?

The price and inventory of DS1073Z-300 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1073Z-300 is usually 5 days.

3.What payment methods are accepted for DS1073Z-300?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1073Z-300 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1073Z-300?

DS1073Z-300 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1073Z-300 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1073Z-300?

For technical support, including DS1073Z-300 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1073Z-300 requirements.

6.How does Aetrix verify that DS1073Z-300 is sourced from the original manufacturer or authorized distributors?

All DS1073Z-300 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1073Z-300 meets industry standards.

7.What is the process for return or replacement of DS1073Z-300?

All DS1073Z-300 units undergo pre-shipment inspection (PSI). If there is an issue with DS1073Z-300, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1073Z-300 part is unused and in its original packaging.

Return procedure for DS1073Z-300:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…