Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Programmable Timers and Oscillators

Analog Devices Inc./Maxim Integrated DS1073Z-80

Name: DS1073Z-80
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1073Z-80
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1073Z-80

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Programmable Timers and Oscillators

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: DS1073Z-80.pdf

Description:: IC OSC DUAL FX FREQ 80MHZ 8-SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,790

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1073Z-80 from Maxim Integrated is a user-programmable 3V fixed-frequency oscillator with dual outputs, delivering up to 80.000 MHz from internal oscillator or external/crystal reference, ±0.5% initial accuracy, and 2.7–3.6 V supply. It integrates on-chip prescaler (÷1, ÷2, ÷4), programmable divider (N = 2–513), and non-volatile EEPROM for field configuration - used in FPGA clocking, microcontroller timing, and industrial control systems requiring stable, reprogrammable clock sources.

For engineers reviewing the DS1073Z-80 datasheet, DS1073Z-80 pinout, DS1073Z-80 application, or DS1073Z-80 equivalent, this page delivers verified technical context, exact pin functions, real-world use cases, and validated alternative options - all grounded in Maxim's official DS1073 specification (Rev. 090503).

Technical Context

The DS1073Z-80 implements a master oscillator followed by a user-selectable prescaler and a 9-bit programmable divider (N = 2–513), enabling precise frequency synthesis from ~29.3 kHz to 80 MHz. Its architecture supports three reference modes: internal oscillator (fundamental frequency dependent on process/temperature), external clock input (≤50 MHz), or fundamental-mode crystal (≤25 MHz) connected between OSCIN and XTAL.

It features two synchronized outputs: I/O (main output, gated by OE) and OUT0 (reference output, unaffected by OE but disabled during power-down). Mode selection (internal/external/power-down) and divider/prescaler values are stored in non-volatile EEPROM and loaded at power-on reset after a 256-cycle stabilization delay.

Key Specifications

Parameter	Value and Actual Design Meaning
Max Output Frequency	80.000 MHz - factory-configured maximum; actual output depends on programmed M/N and selected reference.
Initial Frequency Accuracy	±0.5% at TA = 25°C, VCC = 3.15 V - enables single-point calibration without trimming components.
Temp/Voltage Variation	±1% over commercial range (0°C to +70°C) and 2.7–3.6 V - ensures stable timing across operating conditions.
Supply Voltage Range	2.7 V to 3.6 V - compatible with modern 3V logic families and low-power embedded systems.
Output Enable Timing	Synchronous gating with ≤2 MCLK latency - prevents pulse truncation and guarantees deterministic phase alignment on enable/disable.
Power-Down Current	0.8 µA - reduces system standby power significantly versus OE-only disable (which leaves oscillator active).
Jitter (3σ)	100 ps - suitable for moderate-speed digital interfaces (e.g., SPI, UART, GPIO clocks) without added PLL cleanup.

Pinout & Package

DS1073Z-80 is housed in a 150-mil SOIC-8 package (JEDEC MS-012AC), with lead finish SnPb and RoHS-compliant variants available per ordering suffix.

Pin/Terminal	Circuit Role	Design Meaning
I/O	Main oscillator output / serial programming data I/O	Configurable dual-role pin: output in Operation mode; serial data input during Programming mode (with external 5 kΩ pull-up).
OUT0	Reference output	Buffered copy of MCLK (prescaler output); unaffected by OE but disabled during power-down; can be permanently disabled via EN0 bit.
VCC	Positive supply	2.7–3.6 V DC input; decoupling capacitor (0.1 µF) required near pin for stable oscillation.
GND	Ground reference	Common return path for all internal circuits and outputs; must be low-impedance connection.
OSCIN	External clock input	Accepts TTL/CMOS-level clock signal ≤50 MHz; also serves as one terminal for crystal connection when XTAL is used.
PDN/SELX	Power-down or reference select control	User-configurable function: active-low power-down (PDN=1) or glitch-free internal/external clock switching (PDN=0).
XTAL	Crystal oscillator terminal	Connects to second crystal terminal; crystal must operate in fundamental mode (≤25 MHz); leave open if unused.
OE	Output enable	Active-high synchronous gate: holds I/O low at next high-to-low transition (no pulse truncation); does not affect OUT0.

Key Features

Feature	Design Value
Non-volatile frequency programming	EEPROM stores M, N, PDN, EN0, E/I, DIV1, and MSEL bits - enables field reconfiguration without hardware change.
Dual-output architecture	I/O provides final divided clock; OUT0 provides unmodified prescaler output - supports hierarchical clock distribution (e.g., CPU core + peripheral bus clocks).
Glitch-free reference switching	Enabling sequencer synchronizes transitions between internal/external clocks on SELX edge - eliminates metastability and output glitches during runtime reconfiguration.
Programmable power management	Separate OE (low-latency output gating) and PDN (full oscillator shutdown) controls - allows trade-off between wake-up time (OE) and ultra-low standby current (PDN).
No external timing components	Self-contained oscillator core eliminates need for external capacitors, resistors, or crystals (when using internal reference) - reduces BOM count and board area.

Applications

FPGA Configuration Clocking	Industrial PLC Timing
Use Scenario: Providing configurable startup and operation clocks to Xilinx Spartan or Intel MAX 10 FPGAs during JTAG configuration and logic initialization. IC Role / Device Role / Timing Role: Primary clock source generating precise 50 MHz or 66.667 MHz clocks; OUT0 supplies clean reference to configuration controller while I/O drives FPGA global clock net. Use Value: Eliminates need for multiple discrete oscillators or complex clock generators; field-programmable N-divider allows same DS1073Z-80 to support multiple FPGA designs via firmware update.	Use Scenario: Synchronizing cyclic tasks (I/O scan, PID loop execution) in Allen-Bradley CompactLogix or Siemens SIMATIC S7-1200 controllers operating in harsh industrial environments. IC Role / Device Role / Timing Role: System timing hub delivering stable 80 MHz master clock to MCU and 40 MHz derived clock to communication peripherals (RS-485, CAN FD interface). Use Value: ±1% variation over -40°C to +85°C ensures deterministic task scheduling across temperature extremes; power-down mode enables energy-efficient sleep/wake cycles.
Medical Imaging Data Acquisition	Test & Measurement Instrumentation
Use Scenario: Clocking ADCs and digital signal processors in portable ultrasound beamformers where compact size and low power are critical. IC Role / Device Role / Timing Role: Dual-output generator supplying 20 MHz sampling clock (I/O) and 80 MHz DSP core clock (OUT0), both phase-aligned and jitter-controlled. Use Value: 100 ps jitter meets SNR requirements for 12-bit+ ADCs; 0.8 µA power-down current extends battery life during idle periods without losing programmed settings.	Use Scenario: Serving as programmable clock source in benchtop oscilloscopes or arbitrary waveform generators requiring user-selectable sample rates (e.g., 10 MHz, 20 MHz, 40 MHz). IC Role / Device Role / Timing Role: Reconfigurable timing engine allowing front-panel frequency selection; crystal reference mode ensures long-term stability for calibration-grade outputs. Use Value: On-the-fly reference switching (via SELX) lets users toggle between oven-controlled crystal (high stability) and internal oscillator (fast startup) without firmware reload.

FPGA Configuration Clocking

Industrial PLC Timing

Use Scenario: Providing configurable startup and operation clocks to Xilinx Spartan or Intel MAX 10 FPGAs during JTAG configuration and logic initialization.

IC Role / Device Role / Timing Role: Primary clock source generating precise 50 MHz or 66.667 MHz clocks; OUT0 supplies clean reference to configuration controller while I/O drives FPGA global clock net.

Use Value: Eliminates need for multiple discrete oscillators or complex clock generators; field-programmable N-divider allows same DS1073Z-80 to support multiple FPGA designs via firmware update.

Use Scenario: Synchronizing cyclic tasks (I/O scan, PID loop execution) in Allen-Bradley CompactLogix or Siemens SIMATIC S7-1200 controllers operating in harsh industrial environments.

IC Role / Device Role / Timing Role: System timing hub delivering stable 80 MHz master clock to MCU and 40 MHz derived clock to communication peripherals (RS-485, CAN FD interface).

Use Value: ±1% variation over -40°C to +85°C ensures deterministic task scheduling across temperature extremes; power-down mode enables energy-efficient sleep/wake cycles.

Medical Imaging Data Acquisition

Test & Measurement Instrumentation

Use Scenario: Clocking ADCs and digital signal processors in portable ultrasound beamformers where compact size and low power are critical.

IC Role / Device Role / Timing Role: Dual-output generator supplying 20 MHz sampling clock (I/O) and 80 MHz DSP core clock (OUT0), both phase-aligned and jitter-controlled.

Use Value: 100 ps jitter meets SNR requirements for 12-bit+ ADCs; 0.8 µA power-down current extends battery life during idle periods without losing programmed settings.

Use Scenario: Serving as programmable clock source in benchtop oscilloscopes or arbitrary waveform generators requiring user-selectable sample rates (e.g., 10 MHz, 20 MHz, 40 MHz).

IC Role / Device Role / Timing Role: Reconfigurable timing engine allowing front-panel frequency selection; crystal reference mode ensures long-term stability for calibration-grade outputs.

Use Value: On-the-fly reference switching (via SELX) lets users toggle between oven-controlled crystal (high stability) and internal oscillator (fast startup) without firmware reload.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si510-80M000000	Factory-programmed, no field reprogramming; lower jitter (50 ps); requires external 3.3 V LDO; no OE/PDN pins.	Fixed-frequency deployment only; better suited for high-precision RF sampling than flexible embedded timing.	Choose Si510 if jitter <75 ps is mandatory and field updates are unnecessary.
ICS8430-80I	LVDS output; 3.3 V only; no internal oscillator or crystal option; requires external reference clock; no EEPROM storage.	Requires external clock source and level-shifting circuitry; designed for telecom line cards, not standalone timing.	Choose ICS8430-80I only when LVDS signaling and strict 3.3 V compliance outweigh flexibility and integration benefits.

Compared with Si510-80M000000 and ICS8430-80I, the DS1073Z-80 uniquely combines field-programmable frequency, triple reference options (internal/external/crystal), and dual synchronized outputs in a single SOIC-8 package - making it optimal for cost-sensitive, space-constrained embedded systems needing post-manufacture timing adaptability.

Availability

DS1073Z-80 is available at Aetrix Electronics and suitable for FPGA configuration, industrial PLC timing, medical imaging data acquisition, and test & measurement instrumentation requiring stable component supply, field-reprogrammable clock generation, and commercial-temperature reliability.

Supply support for DS1073Z-80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing solutions for industrial, medical, and communications applications - emphasizing integration, reliability, and low-power operation.

The DS1073 product line delivers programmable, self-contained clock sources targeting embedded systems where flexibility, small footprint, and no-external-component operation are essential - bridging the gap between fixed oscillators and complex clock generators.

FAQ

What is the maximum output frequency of the DS1073Z-80?

The DS1073Z-80 is factory-configured for a maximum output frequency of 80.000 MHz when using the internal oscillator. Actual output frequency depends on programmed prescaler (M = 1, 2, or 4) and divider (N = 2–513) values, as well as selected reference (internal, external clock ≤50 MHz, or crystal ≤25 MHz). The device cannot exceed 80 MHz regardless of configuration.

Can the DS1073Z-80 be reprogrammed after soldering to the PCB?

Yes, the DS1073Z-80 supports in-system programming via its I/O pin using a 1-Wire-compatible protocol. A 5 kΩ pull-up resistor to VCC on power-up initiates Programming mode, allowing field updates to the MUX and DIV registers stored in non-volatile EEPROM - no removal or special socket required.

How does the DS1073Z-80 handle power-down versus output enable (OE)?

The DS1073Z-80 distinguishes OE (output gating) from PDN (full oscillator shutdown): OE disables I/O synchronously with no effect on internal clocks or power draw, while PDN halts the oscillator, disables buffers, and reduces supply current to 0.8 µA. Use OE for fast toggling; use PDN for ultra-low-power sleep states.

Does the DS1073Z-80 require external load capacitors when using a crystal?

No - the DS1073Z-80 integrates internal load capacitance optimized for fundamental-mode crystals (≤25 MHz). External capacitors are unnecessary and not recommended; connecting a crystal directly between OSCIN and XTAL suffices. Adding external caps may degrade start-up time or frequency accuracy.

What is the function of the OUT0 pin on the DS1073Z-80?

OUT0 delivers the prescaler output (MCLK) - i.e., the internal oscillator frequency divided by M (1, 2, or 4) - independent of the main I/O divider (N). It remains active during OE assertion but is disabled during power-down. Setting EN0 = 1 disables OUT0 permanently, reducing overall power consumption.

DS1073Z-80 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: EconOscillator™

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Type:: Oscillator, Fixed Frequency (Dual)

Count:: -

Frequency:: 80MHz

Voltage - Supply:: 2.7V ~ 3.6V

Current - Supply:: 25 mA

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 8-SOIC

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

DS1073Z-80 FAQ

1.How can I place an order for DS1073Z-80 through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1073Z-80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1073Z-80 reliable?

The price and inventory of DS1073Z-80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1073Z-80 is usually 5 days.

3.What payment methods are accepted for DS1073Z-80?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1073Z-80 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1073Z-80?

DS1073Z-80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1073Z-80 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1073Z-80?

For technical support, including DS1073Z-80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1073Z-80 requirements.

6.How does Aetrix verify that DS1073Z-80 is sourced from the original manufacturer or authorized distributors?

All DS1073Z-80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1073Z-80 meets industry standards.

7.What is the process for return or replacement of DS1073Z-80?

All DS1073Z-80 units undergo pre-shipment inspection (PSI). If there is an issue with DS1073Z-80, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1073Z-80 part is unused and in its original packaging.

Return procedure for DS1073Z-80:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…