Analog Devices Inc./Maxim Integrated DS1075M-60
- Part No.:
- DS1075M-60
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Programmable Timers and Oscillators
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1075M-60.pdf
- Description:
- IC OSC DUAL FX FREQ 60MHZ 8-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,881
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1075M-60 from Maxim Integrated is a user-programmable fixed-frequency oscillator IC with dual outputs, delivering 60.000 MHz maximum output frequency, 0.5% initial frequency tolerance, and ±1% variation over temperature and supply voltage. It integrates an on-chip prescaler (÷1, ÷2, ÷4), programmable divider (N = 2–513), and nonvolatile EEPROM for field configuration, enabling clock generation in embedded timing, microcontroller clocking, and digital system synchronization without external components.
For engineers reviewing the DS1075M-60 datasheet, DS1075M-60 pinout, DS1075M-60 application, or DS1075M-60 equivalent, this device supports flexible reference selection (internal oscillator, external clock, or crystal), synchronous output enable (OE), power-down control (PDN/SELX), and glitch-free reference switching-critical for stable clock provisioning in industrial control and test equipment.
Technical Context
The DS1075M-60 implements a master oscillator followed by a user-selectable prescaler and a 9-bit programmable divider (N = 2–513), with all configuration stored in on-chip EEPROM. Its dual-output architecture provides OUT (programmed frequency) and OUT0 (reference clock, buffered MCLK or EXTCLK), both with CMOS-compatible drive strength (VOH ≥ 2.4 V at –4 mA, VOL ≤ 0.4 V at 4 mA).
It supports three reference modes-internal oscillator, external clock via OSCIN, or crystal between OSCIN and XTAL-with mode selection controlled either statically via MUX register bits (E/I, PDN) or dynamically via SELX pin when PDN bit = 0. Output gating is synchronized to the prescaler output (MCLK) to prevent pulse truncation during OE assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Output Frequency | 60.000 MHz - sets upper limit for system clock domain; enables use with 60 MHz microcontrollers or FPGAs |
| Initial Frequency Tolerance | ±0.5% - ensures accurate timing at power-up without calibration |
| Temp/Voltage Variation | ±1% - guarantees stable operation across 0°C to +70°C and 4.75–5.25 V supply |
| Supply Current (Active) | 50 mA - measured at CL = 15 pF, both outputs active; defines thermal and power budget in 5 V systems |
| Standby Current (Power-Down) | 0.8 µA - enables ultra-low-power sleep states in battery-backed or energy-sensitive applications |
| Output Enable Timing | 1–2 MCLK cycles - ensures deterministic, glitch-free output activation/deactivation synchronized to internal clock |
| Jitter | 100 ps typical - suitable for moderate-speed digital interfaces where cycle-to-cycle stability matters |
Pinout & Package
DS1075M-60 is housed in a 300-mil 8-pin DIP package (through-hole mounting, 0.3" width, 0.1" pitch), compatible with standard prototyping and industrial PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/O (Pin 1) | Main oscillator output / serial programming input | Functions as OUT in operation mode; becomes IN during programming mode for 1-Wire™ register writes |
| OUT0 (Pin 2) | Reference clock output | Provides buffered MCLK or EXTCLK; unaffected by OE but disabled during power-down; configurable via EN0 bit |
| VCC (Pin 3) | Positive supply | Single 5 V ±5% supply; powers all internal circuitry including oscillator, dividers, and I/O buffers |
| GND (Pin 4) | Ground reference | Common return path for supply and signal currents; must be low-impedance for stable oscillation |
| OSCIN (Pin 5) | External clock input | Accepts up to 50 MHz external clock signal; used when crystal or internal oscillator is not selected |
| PDN/SELX (Pin 6) | Power-down or reference select control | Configurable via PDN bit: active-low power-down (PDN=1) or dynamic internal/external reference switch (PDN=0) |
| XTAL (Pin 7) | Crystal connection | Paired with OSCIN for fundamental-mode crystal (≤25 MHz); left open if not used |
| OE (Pin 8) | Output enable | Active-high; synchronously gates OUT to low without pulse truncation; does not affect OUT0 |
Key Features
| Feature | Design Value |
|---|---|
| User-programmable N-divider (2–513) | Enables precise frequency synthesis from one base oscillator; eliminates need for multiple crystal variants |
| On-chip prescaler (÷1, ÷2, ÷4) | Extends effective frequency range downward while preserving resolution; reduces dependency on external dividers |
| Nonvolatile EEPROM storage | Allows field programming and reprogramming prior to board assembly; supports design iteration without component change |
| Synchronous output enable (OE) | Prevents output pulse truncation during enable/disable transitions; maintains deterministic phase alignment for downstream logic |
| Glitch-free reference switching (SELX) | Enables runtime selection between internal oscillator and external/crystal source without clock glitches or metastability |
Applications
| Industrial PLC Timing | Microcontroller Clock Source |
|---|---|
Use Scenario: Synchronizing I/O scan cycles and communication baud rates in programmable logic controllers operating across wide temperature ranges. IC Role / Device Role / Timing Role: Primary system clock generator with stable 60 MHz output and ±1% total variation, driving CPU core and peripheral clocks. Use Value: Eliminates external crystal + buffer + divider chain; reduces BOM count and layout area while maintaining timing integrity under voltage fluctuation. | Use Scenario: Providing a configurable, factory-default 30 MHz clock (half of max 60 MHz) to ARM Cortex-M0+ MCUs in sensor node designs. IC Role / Device Role / Timing Role: Programmable clock source supporting multiple firmware versions with different clock requirements via EEPROM reprogramming. Use Value: Enables single hardware revision to support varying performance tiers; avoids redesign when clock speed requirements evolve. |
| Test Equipment Reference | Digital Signal Generator Sync |
Use Scenario: Serving as a stable, switchable reference in automated test equipment requiring both internal and external clock sources for stimulus/response correlation. IC Role / Device Role / Timing Role: Dual-output timing device providing OUT for DUT clocking and OUT0 as traceable reference for measurement instrumentation. Use Value: SELX pin allows real-time switching between internal and calibrated external references without interrupting ongoing tests. | Use Scenario: Synchronizing multiple DDS-based waveform generators in a modular signal synthesis rack. IC Role / Device Role / Timing Role: Master clock distributor with OE-controlled gating to align start-of-waveform edges across modules. Use Value: Synchronous OE ensures zero-jitter edge alignment across channels; power-down mode reduces idle current in unused modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1077Z-60 | SOIC-8 package (150-mil), identical electrical specs and register map; same EEPROM programming interface | No through-hole option; requires surface-mount assembly; better suited for high-density PCBs | Select DS1077Z-60 when board space is constrained and SMT capability exists |
| Si5351A-B-GM | 3-output I²C-programmable clock generator; wider frequency range (8 kHz–200 MHz); no internal oscillator; requires external crystal | Higher flexibility but greater design complexity; lacks integrated oscillator and power-down mode | Choose Si5351A-B-GM only when multi-frequency synthesis or I²C configurability outweighs simplicity and self-contained operation |
Compared with DS1075M-60, DS1077Z-60 offers identical functionality in SOIC-8 for space-constrained designs, while Si5351A-B-GM provides broader frequency agility at the cost of external crystal dependency and loss of integrated power-down control.
Availability
DS1075M-60 is available at Aetrix Electronics and suitable for industrial automation, embedded controller timing, and test instrumentation requiring stable component supply, long-lifecycle availability, and field-programmable clock configuration.
Supply support for DS1075M-60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1075 product line delivers self-contained, field-programmable clock solutions targeting applications where flexibility, reliability, and minimal external components are critical-especially in legacy 5 V systems and cost-sensitive industrial designs.
FAQ
What is the default output frequency of DS1075M-60 at power-up?
The DS1075M-60 ships from the factory configured for half its maximum operating frequency, i.e., 30.000 MHz. This default is set by the DIV register value (N = 2) and applies unless custom programming is ordered. The DS1075M-60 retains this setting in EEPROM until reprogrammed using the 1-Wire™ interface and appropriate pull-up resistor during power-up.
Can DS1075M-60 operate with a crystal reference, and what are the limits?
Yes, DS1075M-60 supports crystal reference operation with a fundamental-mode crystal connected between OSCIN (Pin 5) and XTAL (Pin 7). The maximum crystal frequency is 25 MHz. The crystal must be rated for parallel resonance and operate within the device's specified load capacitance range; no external capacitors are required as internal compensation is provided. DS1075M-60 uses the crystal to generate the master clock before prescaling and division.
How does the power-down mode of DS1075M-60 differ from output disable via OE?
DS1075M-60 power-down mode (activated via PDN/SELX pin when PDN bit = 1) fully disables the internal oscillator, OSCIN buffer, and all outputs, reducing supply current to 0.8 µA. In contrast, OE only gates the OUT signal while leaving the oscillator and internal counters running. DS1075M-60 power-down thus saves significantly more energy and eliminates all clock-related noise, but requires longer recovery time (~1 ms) versus OE's sub-cycle response.
Is DS1075M-60 pin-compatible with other DS1075 variants like DS1075M-80 or DS1075M-100?
Yes, DS1075M-60 is pin-compatible and functionally identical to DS1075M-80 and DS1075M-100, differing only in factory-programmed maximum output frequency (60 MHz vs. 80/100 MHz). All share the same 8-pin DIP package, pinout, register structure, and programming interface. System-level replacement is possible if the target frequency falls within the lower-rated variant's capability and timing margins allow.
What is the role of the I/O pin (Pin 1) in DS1075M-60, and how is it used for programming?
The I/O pin (Pin 1) serves dual roles: as the main oscillator output (OUT) during normal operation, and as the serial data input for programming the MUX and DIV registers via 1-Wire™ protocol. Programming requires a ~5 kΩ pull-up to VCC at power-up to force programming mode; once entered, the DS1075M-60 releases the pin, allowing the bus master to transmit commands and 9-bit register data LSB-first. After programming, power-cycling without the pull-up restores normal operation.
DS1075M-60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconOscillator™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Oscillator, Fixed Frequency (Dual)
- Count:
- -
- Frequency:
- 60MHz
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Supply:
- 35 mA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 8-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
DS1075M-60 FAQ
1.How can I place an order for DS1075M-60 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1075M-60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1075M-60 reliable?
The price and inventory of DS1075M-60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1075M-60 is usually 5 days.
3.What payment methods are accepted for DS1075M-60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1075M-60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1075M-60?
DS1075M-60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1075M-60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1075M-60?
For technical support, including DS1075M-60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1075M-60 requirements.
6.How does Aetrix verify that DS1075M-60 is sourced from the original manufacturer or authorized distributors?
All DS1075M-60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1075M-60 meets industry standards.
7.What is the process for return or replacement of DS1075M-60?
All DS1075M-60 units undergo pre-shipment inspection (PSI). If there is an issue with DS1075M-60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1075M-60 part is unused and in its original packaging.
Return procedure for DS1075M-60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1075M-60 Tags

-
NE555DR
Texas Instruments

-
SA555DR
Texas Instruments

-
NA555DR
Texas Instruments

-
SE555DR
Texas Instruments

-
NE555P
Texas Instruments
-
CD4541BM96
Texas Instruments

-
CD4541BE
Texas Instruments

-
TLC555QDR
Texas Instruments

-
TLC555IDR
Texas Instruments

-
TLC555QDRQ1
Texas Instruments

-
TPL5010DDCR
Texas Instruments

-
TLC555CP
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

