Analog Devices Inc./Maxim Integrated DS1075Z-166
- Part No.:
- DS1075Z-166
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Programmable Timers and Oscillators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1075Z-166.pdf
- Description:
- IC OSC DL FX FREQ 166MHZ 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1075Z-166 from Maxim Integrated is a programmable fixed-frequency oscillator IC with dual outputs, supporting user-configurable on-chip prescaler (÷1, ÷2, ÷4) and divider (N = 2–513), 0.5% initial frequency tolerance, and operation from 29.3 kHz to 100 MHz using internal oscillator, external clock, or crystal reference - deployed in industrial timing, microcontroller clocking, and programmable logic systems.
For engineers reviewing the DS1075Z-166 datasheet, DS1075Z-166 pinout, DS1075Z-166 application, or DS1075Z-166 equivalent, this page delivers verified functional identity, confirmed pin roles, validated package mapping (150-mil SOIC), real-world timing behavior under OE/PDN control, and two field-validated alternative oscillators for frequency-flexible embedded designs.
Technical Context
The DS1075Z-166 implements a master oscillator followed by a selectable prescaler and a 9-bit programmable divider, all configured via nonvolatile EEPROM registers. Its dual-mode reference selection (internal oscillator or external/crystal via OSCIN/XTAL) is controlled either at programming time or dynamically via the PDN/SELX pin when PDN bit = 0.
Output gating is synchronous and glitch-free: OE enables/disables OUT with phase-coherent pulse termination, while PDN/SELX triggers power-down (PDN=1) or real-time reference switching (PDN=0). OUT0 provides a buffered reference output unaffected by OE but disabled during power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Output Frequency | 100 MHz - supports high-speed microcontroller and FPGA clock domains |
| Frequency Range | 29.3 kHz – 100 MHz - covers low-power RTCs to high-performance digital logic clocks |
| Initial Tolerance | ±0.5% - ensures accurate timing without external calibration |
| Temp/Voltage Variation | ±1% - maintains stability across 0°C–70°C and VCC = 4.75–5.25 V |
| Supply Voltage | 5 V ±5% - compatible with standard TTL/CMOS logic rails |
| Power-Down Current | 0.8 µA - enables ultra-low-power sleep modes in battery-operated systems |
| Jitter | 100 ps typical - suitable for noise-sensitive serial interfaces and ADC sampling clocks |
Pinout & Package
DS1075Z-166 is housed in an 8-pin 150-mil SOIC package (JEDEC MS-012), with pin 1 marked by a notch or dot. All pins are CMOS-compatible and support 5 V operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/O (Pin 1) | Programmable Input/Output | Serial programming interface during setup; becomes main oscillator output (OUT) in operation mode |
| OUT0 (Pin 2) | Reference Output | Buffered master clock (MCLK) output; unaffected by OE, disabled only in power-down |
| VCC (Pin 3) | Power Supply | 5 V ±5% supply input; decoupling capacitor required near pin |
| GND (Pin 4) | Ground Reference | System ground return path; must be low-impedance for jitter control |
| OSCIN (Pin 5) | External Clock Input | Accepts up to 50 MHz external clock signal; used with XTAL for crystal mode |
| PDN/SELX (Pin 6) | Power-Down / Select Control | Configurable function: active-low power-down (PDN=1) or dynamic reference switch (PDN=0) |
| XTAL (Pin 7) | Crystal Terminal | Connects to one side of parallel-resonant crystal (up to 25 MHz); leave open if unused |
| OE (Pin 8) | Output Enable | Synchronous gating of OUT: low disables output with zero pulse truncation; high enables free-running output |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile Programming | User-configurable M/N dividers and mode bits stored in EEPROM - eliminates external components and enables field reprogramming |
| Dual Reference Flexibility | Runtime switching between internal oscillator, external clock, or crystal reference - simplifies multi-source design validation |
| Synchronous Output Gating | OE-controlled output disable preserves exact phase alignment - prevents metastability in synchronized logic domains |
| Glitch-Free Power-Down | Controlled shutdown sequence disables outputs before oscillator - ensures clean state transition and <1 µA quiescent current |
| Reference Output (OUT0) | Dedicated buffered MCLK output - enables clock distribution tree with minimal skew and independent enable control |
Applications
| Microcontroller System Clock | FPGA Configuration Timing |
|---|---|
Use Scenario: Providing primary clock to ARM Cortex-M4 MCU operating at 80 MHz with tight jitter budget. IC Role / Device Role / Timing Role: Main system clock generator with programmable division to match core/peripheral clock domain requirements. Use Value: Eliminates need for multiple discrete oscillators; single DS1075Z-166 supports both CPU and UART baud-rate clocks via N-divider configuration. | Use Scenario: Driving configuration clock for Xilinx Spartan-7 FPGA during JTAG-based bitstream loading. IC Role / Device Role / Timing Role: Stable, low-jitter configuration clock source with guaranteed startup timing (<1 ms). Use Value: Meets FPGA config clock min/max period specs while enabling runtime clock source switching for test/debug via SELX pin. |
| Industrial PLC Timing Module | Programmable Logic Controller I/O Sync |
Use Scenario: Generating synchronized 10 kHz PWM carrier and 1 MHz sampling clock for analog input module. IC Role / Device Role / Timing Role: Dual-output timing engine delivering phase-aligned clocks from shared master oscillator. Use Value: Ensures deterministic timing relationship between control loop execution and ADC sampling - critical for closed-loop stability. | Use Scenario: Synchronizing digital I/O expansion modules across CAN bus nodes in distributed control architecture. IC Role / Device Role / Timing Role: Local clock source with power-down capability to reduce node standby current. Use Value: Enables coordinated wake-up across networked modules using PDN pin assertion - reduces overall system power by >99% during idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | 3-output I²C-programmable clock generator; 100 MHz max; requires external crystal; no integrated oscillator | Supports multi-frequency synthesis with fractional-N PLL; higher flexibility but needs external components and firmware | Choose when multiple independent frequencies (e.g., USB + audio + video clocks) are needed simultaneously |
| ICS843002AGI-01LFT | Fixed dual-output LVDS oscillator; 166 MHz max; factory-programmed only; no in-field reprogrammability | Higher frequency and lower jitter (30 ps), but lacks EEPROM, OE, PDN, or reference-switching features | Choose for high-speed serial link timing where field configurability is unnecessary and layout space allows LVDS routing |
Compared with Si5351A-B-GM and ICS843002AGI-01LFT, DS1075Z-166 uniquely combines factory-shippable default configuration, on-site EEPROM programming, synchronous OE gating, and dynamic reference switching - making it optimal for cost-sensitive, field-adaptable embedded timing where board area and component count are constrained.
Availability
DS1075Z-166 is available at Aetrix Electronics and suitable for industrial automation, programmable logic controller (PLC) timing, and microcontroller clocking applications requiring stable component supply, long-term lifecycle continuity, and consistent parametric performance across production batches.
Supply support for DS1075Z-166 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-reliability timing solutions for industrial, automotive, and communications markets.
The DS1075 product line was designed as a low-cost, programmable EconOscillator for embedded systems needing flexible, component-free clock generation - targeting applications where traditional crystal+buffer or multiple fixed oscillators increase BOM cost and PCB area.
FAQ
What is the maximum output frequency supported by DS1075Z-166?
The DS1075Z-166 supports a maximum output frequency of 100 MHz, as confirmed by its datasheet's "FREQUENCY OPTIONS" table and AC Electrical Characteristics section. This limit applies regardless of whether the internal oscillator, external clock, or crystal reference is selected. The device achieves this using its on-chip prescaler (÷1, ÷2, ÷4) and 9-bit programmable divider (N = 2–513), with actual output determined by fOUT = fREF / (M × N) or fREF / N depending on DIV1/MSEL configuration. DS1075Z-166 is rated for reliable operation up to this frequency under specified conditions (VCC = 4.75–5.25 V, TA = 0°C–70°C).
Does DS1075Z-166 require external components to operate?
No, DS1075Z-166 requires no external components for basic operation - it integrates a master oscillator, prescaler, divider, and EEPROM programming memory. A crystal may be connected between OSCIN and XTAL pins for crystal-reference mode, but this is optional; the internal oscillator or external clock input can be used instead. Decoupling capacitance (typically 0.1 µF) is recommended at VCC, but not strictly required per datasheet. DS1075Z-166 is explicitly described as a "fixed frequency oscillator requiring no external components for operation", distinguishing it from crystal oscillator modules that mandate load capacitors.
How is DS1075Z-166 programmed, and what interface does it use?
DS1075Z-166 is programmed using a 1-Wire™-compatible serial interface via its I/O (Pin 1) terminal. Programming mode is entered by applying a ~5 kΩ pull-up resistor from I/O to VCC before power-up, which triggers internal release of the pin and initiates the 1-Wire reset sequence. The bus master then issues 8-bit function commands (e.g., 01H to write DIV register, A2H to read MUX register) followed by nine LSB-first data bits. All register values - including prescaler (M), divider (N), E/I select, PDN bit, and EN0 - are stored nonvolatively in on-chip EEPROM. DS1075Z-166 retains its configuration across power cycles without external memory.
What is the function of the PDN/SELX pin on DS1075Z-166?
The PDN/SELX pin (Pin 6) on DS1075Z-166 serves a dual, user-selectable function determined by the PDN bit in the MUX register: when PDN = 1, it acts as an active-low power-down control that disables the oscillator and places both OUT and OUT0 in high-impedance states, reducing current to 0.8 µA; when PDN = 0, it functions as a dynamic reference selector (SELX) that switches between internal oscillator and external/crystal reference on-the-fly. The selection is glitch-free due to internal enabling sequencer logic. DS1075Z-166 uses this pin to eliminate need for external logic or firmware intervention during mode changes.
Can DS1075Z-166 generate two independent frequencies simultaneously?
No, DS1075Z-166 generates one primary output frequency at the I/O (OUT) pin, derived from the selected reference (internal/external/crystal) divided by M×N or N. However, it provides a second output - OUT0 - which delivers the un-divided master clock (MCLK) directly from the reference select multiplexer. While OUT0 is not independently programmable, it offers a buffered, phase-aligned copy of the reference signal (e.g., crystal frequency or internal oscillator) that remains active even when OE disables OUT. Thus, DS1075Z-166 supports dual-output timing - one divided, one undivided - but not two fully independent frequencies.
DS1075Z-166 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconOscillator™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Oscillator, Fixed Frequency (Dual)
- Count:
- -
- Frequency:
- 166MHz
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Supply:
- 35 mA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 8-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
DS1075Z-166 FAQ
1.How can I place an order for DS1075Z-166 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1075Z-166 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1075Z-166 reliable?
The price and inventory of DS1075Z-166 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1075Z-166 is usually 5 days.
3.What payment methods are accepted for DS1075Z-166?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1075Z-166 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1075Z-166?
DS1075Z-166 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1075Z-166 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1075Z-166?
For technical support, including DS1075Z-166 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1075Z-166 requirements.
6.How does Aetrix verify that DS1075Z-166 is sourced from the original manufacturer or authorized distributors?
All DS1075Z-166 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1075Z-166 meets industry standards.
7.What is the process for return or replacement of DS1075Z-166?
All DS1075Z-166 units undergo pre-shipment inspection (PSI). If there is an issue with DS1075Z-166, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1075Z-166 part is unused and in its original packaging.
Return procedure for DS1075Z-166:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1075Z-166 Tags

-
NE555DR
Texas Instruments

-
SA555DR
Texas Instruments

-
NA555DR
Texas Instruments

-
SE555DR
Texas Instruments

-
NE555P
Texas Instruments
-
CD4541BM96
Texas Instruments

-
CD4541BE
Texas Instruments

-
TLC555QDR
Texas Instruments

-
TLC555IDR
Texas Instruments

-
TLC555QDRQ1
Texas Instruments

-
TPL5010DDCR
Texas Instruments

-
TLC555CP
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
