Analog Devices Inc./Maxim Integrated DS1075Z-66N
- Part No.:
- DS1075Z-66N
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Oscillators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1075Z-66N.pdf
- Description:
- ECONOSCILL/DIV 66MHZ IND 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,197
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1075Z-66N from Maxim Integrated is a user-programmable fixed-frequency oscillator IC with dual outputs, delivering 66.667 MHz from internal oscillator or external reference, ±0.5% initial frequency tolerance, 1% variation over temperature and supply voltage, and synchronous output enable functionality - used in embedded timing control, FPGA clocking, and industrial microcontroller systems.
For engineers reviewing the DS1075Z-66N datasheet, DS1075Z-66N pinout, DS1075Z-66N application, or DS1075Z-66N equivalent, key selection considerations include programmable prescaler (÷1, ÷2, ÷4), on-chip nonvolatile divider (N = 2–513), power-down mode current (0.8 µA), 5 V single-supply operation, and glitch-free reference switching between internal oscillator and external crystal/clock.
Technical Context
The DS1075Z-66N implements a master oscillator followed by a user-selectable prescaler (÷1, ÷2, ÷4) and a 9-bit programmable divider (N = 2–513), enabling precise output frequencies from ~29.3 kHz to 66.667 MHz. Its architecture supports three reference sources: internal oscillator, external clock input (≤50 MHz), or crystal (≤25 MHz).
It features two independent outputs: IN/OUT (main programmable output) and OUT0 (reference output, unaffected by OE but disabled during power-down). Mode selection (power-down vs. reference select) and divider configuration are stored in nonvolatile EEPROM and loaded at power-on reset after a 256-cycle stabilization delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency | 66.667 MHz maximum (factory default for DS1075Z-66N variant) |
| Frequency Tolerance | ±0.5% initial accuracy at 25°C, 5 V - ensures reliable startup timing without calibration |
| Temp/Voltage Variation | ±1% over 0°C–70°C and 4.75 V–5.25 V - guarantees stable clocking across industrial operating conditions |
| Supply Voltage | Single 5 V ±5% - compatible with standard TTL/CMOS logic rails and eliminates need for auxiliary regulators |
| Power-Down Current | 0.8 µA - enables ultra-low-power sleep states in battery-backed or energy-sensitive systems |
| Output Enable Timing | Synchronous gating with ≤2 MCLK-cycle latency - prevents pulse truncation and maintains deterministic phase alignment |
| Jitter | 100 ps typical - suitable for moderate-speed digital interfaces (e.g., SPI, UART, basic FPGA I/O) |
Pinout & Package
DS1075Z-66N is housed in a 150-mil SOIC-8 package (8-pin surface-mount), optimized for compact PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: IN/OUT | Main oscillator output / programming data I/O | Delivers final divided clock (fOUT); serves as serial programming interface during power-up with pull-up resistor |
| 2: OUT0 | Reference output | Provides buffered master clock (MCLK) or external reference - unaffected by OE, disabled only in power-down |
| 3: VCC | Positive supply | 5 V ±5% input; powers all internal circuitry including oscillator, dividers, and output buffers |
| 4: GND | Ground reference | Common return path for supply and signal integrity; requires low-impedance connection to minimize noise coupling |
| 5: OSCIN | External clock input | Accepts up to 50 MHz CMOS-level clock; used when external reference mode is selected |
| 6: PDN/SELX | Power-down or reference select control | Configurable via EEPROM bit: active-low power-down (PDN=1) or real-time internal/external reference switch (PDN=0) |
| 7: XTAL | Cry stal terminal | Connects to one side of parallel-resonant crystal (≤25 MHz); left open if not using crystal reference |
| 8: OE | Output enable | Active-high synchronous gate: holds IN/OUT low at next high-to-low transition - preserves duty cycle integrity |
Key Features
| Feature | Design Value |
|---|---|
| User-programmable prescaler | Selectable divide-by-1, -2, or -4 before N-divider - enables fine-grained frequency resolution without external components |
| Nonvolatile register storage | All configuration bits (M, N, PDN, EN0, DIV1, E/I) retained in EEPROM - allows field reprogramming and design iteration without component replacement |
| Glitch-free reference switching | Hardware-enforced sequencing between internal oscillator and external crystal/clock - eliminates metastability and output glitches during mode transitions |
| Synchronous output gating | OE-controlled disable/enable aligned to internal clock edges - guarantees full-cycle pulses and avoids truncated waveforms in timing-critical logic |
| Dual independent outputs | IN/OUT (programmable) and OUT0 (reference) provide flexibility for system-level clock distribution - e.g., feed main logic while monitoring raw reference stability |
Applications
| Industrial PLC Timing | FPGA Configuration Clock |
|---|---|
Use Scenario: Synchronizing I/O scan cycles and communication protocols in programmable logic controllers operating across wide temperature ranges. IC Role / Device Role / Timing Role: Primary system clock generator with factory-set 66.667 MHz output, configured to drive CPU core and peripheral timing blocks. Use Value: ±1% frequency stability over 0°C–70°C ensures deterministic scan timing and eliminates watchdog timeouts under thermal stress. | Use Scenario: Providing configuration clock during FPGA bitstream loading and subsequent operation in test equipment. IC Role / Device Role / Timing Role: Configurable clock source delivering precise 66.667 MHz to FPGA configuration port and logic fabric. Use Value: Nonvolatile programming allows one-time setup prior to board assembly - eliminates post-silicon clock tuning and reduces manufacturing test time. |
| Microcontroller Peripheral Clock | Legacy System Clock Upgrade |
Use Scenario: Supplying clock to UART, SPI, and timer peripherals in an industrial microcontroller-based sensor node. IC Role / Device Role / Timing Role: Programmable oscillator replacing crystal + buffer, generating 33.333 MHz (via ÷2) from internal 66.667 MHz base. Use Value: On-chip divider eliminates external passive components and PCB routing complexity - improves layout density and long-term reliability. | Use Scenario: Replacing aging crystal oscillators in legacy instrumentation where board space and BOM count must be minimized. IC Role / Device Role / Timing Role: Drop-in-compatible SOIC-8 timing solution offering identical footprint and pinout to predecessor discrete oscillator modules. Use Value: 150-mil SOIC package matches common DIP-to-SOIC adapter footprints - enables mechanical compatibility without PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1075M-66 | Same silicon, 300-mil DIP-8 package - no change to electrical specs or programming interface | Through-hole assembly required; unsuitable for high-density SMT lines | Select DS1075M-66 only for prototyping, repair, or legacy through-hole production. |
| DS1085L-66 | Successor device with enhanced jitter (50 ps typ), wider temp range (–40°C to +85°C), and improved power-down current (0.5 µA) | Higher cost; requires updated programming firmware due to register map changes | Choose DS1085L-66 for new designs requiring extended temperature support or lower jitter. |
Compared with DS1075Z-66N, DS1075M-66 offers identical timing performance in through-hole format, while DS1085L-66 delivers measurable improvements in thermal stability and jitter - making it preferable for automotive-adjacent or high-reliability deployments despite higher unit cost and firmware adaptation effort.
Availability
DS1075Z-66N is available at Aetrix Electronics and suitable for industrial automation, FPGA development, and embedded microcontroller timing applications requiring stable component supply, long-lifecycle availability, and consistent parametric performance across production batches.
Supply support for DS1075Z-66N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-reliability timing solutions for industrial, communications, and computing markets.
The DS1075Z-66N belongs to the EconOscillator™ family - designed to replace discrete crystal oscillators and buffer circuits with a single, field-programmable IC that reduces bill-of-materials count and improves timing system robustness.
FAQ
What is the factory-default output frequency of the DS1075Z-66N?
The DS1075Z-66N ships from the factory configured for half its maximum rated frequency: 33.333 MHz (66.667 MHz ÷ 2). This default uses the internal oscillator with MSEL = 1 (prescaler bypassed) and N = 0x000 (divider = 2), per the default MUX and DIV register values specified in the datasheet. Users can reprogram DS1075Z-66N to deliver the full 66.667 MHz or any other supported frequency within its 29.3 kHz–100 MHz range.
Can the DS1075Z-66N operate with an external crystal, and what is the maximum crystal frequency?
Yes, the DS1075Z-66N supports external crystal operation via the XTAL and OSCIN pins. The maximum crystal frequency is 25 MHz, as specified in the AC Electrical Characteristics table. When using a crystal, it must be connected between XTAL and OSCIN in parallel-resonant configuration; XTAL is left unconnected if crystal mode is not used. The DS1075Z-66N's internal oscillator remains disabled in this mode unless explicitly selected via the E/I bit or SELX pin.
How does the power-down mode of the DS1075Z-66N differ from output disable via OE?
Power-down mode (activated by pulling PDN/SELX low when PDN bit = 1) fully disables the internal oscillator, OSCIN buffer, and all output drivers, reducing supply current to 0.8 µA. In contrast, OE only gates the IN/OUT output synchronously while leaving the oscillator and internal counters running. DS1075Z-66N resumes full operation after power-down with a 256-cycle stabilization delay, whereas OE release restores output within ≤2 MCLK cycles - making OE ideal for dynamic clock gating and PDN better suited for deep sleep states.
Is the DS1075Z-66N pin-compatible with other DS1075 variants like DS1075Z-80 or DS1075Z-100?
Yes, all DS1075Z-x variants share identical 150-mil SOIC-8 pinout, register map, and functional interface. The suffix (e.g., -66, -80, -100) indicates factory-programmed maximum output frequency capability, but the underlying silicon is the same. A DS1075Z-66N can be reprogrammed to generate frequencies up to 100 MHz if its internal oscillator supports it - though the -66N variant is characterized and guaranteed only up to 66.667 MHz per datasheet limits.
What programming interface does the DS1075Z-66N use, and is external hardware required?
The DS1075Z-66N uses a 1-Wire™-compatible serial interface accessed via the IN/OUT pin during power-up with a ~5 kΩ pull-up resistor. Programming requires a bus master (e.g., microcontroller GPIO or dedicated 1-Wire host) to issue commands like Write MUX Register [02H] and Write DIV Register [01H]. No dedicated programmer is needed - the DS1075Z-66N's nonvolatile EEPROM retains settings across power cycles, and evaluation boards (DS1075K) are available to simplify initial configuration.
DS1075Z-66N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconOscillator™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Base Resonator:
- -
- Type:
- -
- Frequency:
- 66 MHz
- Function:
- -
- Output:
- -
- Voltage - Supply:
- -
- Frequency Stability:
- -
- Absolute Pull Range (APR):
- -
- Operating Temperature:
- -
- Spread Spectrum Bandwidth:
- -
- Current - Supply (Max):
- -
- Ratings:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
- Size / Dimension:
- -
- Height - Seated (Max):
- -
DS1075Z-66N FAQ
1.How can I place an order for DS1075Z-66N through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1075Z-66N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1075Z-66N reliable?
The price and inventory of DS1075Z-66N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1075Z-66N is usually 5 days.
3.What payment methods are accepted for DS1075Z-66N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1075Z-66N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1075Z-66N?
DS1075Z-66N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1075Z-66N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1075Z-66N?
For technical support, including DS1075Z-66N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1075Z-66N requirements.
6.How does Aetrix verify that DS1075Z-66N is sourced from the original manufacturer or authorized distributors?
All DS1075Z-66N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1075Z-66N meets industry standards.
7.What is the process for return or replacement of DS1075Z-66N?
All DS1075Z-66N units undergo pre-shipment inspection (PSI). If there is an issue with DS1075Z-66N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1075Z-66N part is unused and in its original packaging.
Return procedure for DS1075Z-66N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1075Z-66N Tags
-
ECS-2333-160-BN-TR
ECS Inc.
-
ECS-2333-240-BN-TR
ECS Inc.

-
KC2016Z25.0000C1KX00
KYOCERA AVX
-0.035-Thick.jpg)
-
ECS-2033-250-BN
ECS Inc.

-
O 25,0-JO32-B-1V3-1-T1-LF
Jauch Quartz

-
SIT1533AI-H4-DCC-32.768E
SiTime
-
ECS-2333-500-BN-TR
ECS Inc.

-
COM1305-50.000-EXT-T-TR
Raltron Electronics

-
SG-210STF 24.0000ML0
EPSON
-
ECS-3225MV-320-CN-TR
ECS Inc.

-
ECS-2033-240-BN
ECS Inc.
-
ECS-2333-120-BN-TR
ECS Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

