My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1085LZ-12+
- Part No.:
- DS1085LZ-12+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- -
- Datasheet:
-
DS1085LZ-12+.pdf
- Description:
- IC ECONOSCILLATOR SYNTH 8-SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1085LZ-12+ from Maxim Integrated (now Analog Devices) is a user-programmable dual-output frequency synthesizer IC with nonvolatile EEPROM storage, operating from a single 5V supply. It delivers synchronous, independently programmable outputs: OUT0 reference oscillator (8.2MHz–133MHz) and OUT1 main oscillator (8.1kHz–133MHz), with 0.75% absolute frequency accuracy and three selectable resolution steps (10/25/50kHz). It serves as a dynamically reconfigurable clock source in FPGA timing, microcontroller peripheral clocking, and programmable logic systems.
For engineers reviewing the DS1085LZ-12+ datasheet, DS1085LZ-12+ pinout, DS1085LZ-12+ application, or DS1085LZ-12+ equivalent, key selection considerations include its dual-synchronous output architecture, 2-wire serial programmability, power-down mode with glitch-free enable, factory-default 97.1MHz master oscillator, and SO-8 (150mil) package compatibility with legacy EconOscillator designs.
Technical Context
The DS1085LZ-12+ integrates a 66–133MHz internal master oscillator controlled by a 10-bit DAC and 5-bit OFFSET register, enabling precise frequency synthesis across overlapping ranges. Its dual prescaler paths (P0 for OUT0, P1 for OUT1) each support divide-by-1/2/4/8, while OUT1 adds a 10-bit programmable divider (N = 2–1025) for sub-MHz generation.
Control is implemented via a 2-wire (I²C-compatible) interface supporting both standard (100kHz) and fast (400kHz) modes. All configuration registers - DAC, OFFSET, DIV, MUX, ADDR - are stored nonvolatily in EEPROM, allowing standalone operation after power-up with user-defined defaults without external programming hardware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | OUT0: 8.2MHz–133MHz; OUT1: 8.1kHz–133MHz - enables flexible clock tree design with independent high- and low-frequency sources |
| Frequency Accuracy | ±0.75% absolute - ensures reliable timing margin without external calibration in industrial temperature range (0°C to +70°C) |
| Resolution Options | 10kHz / 25kHz / 50kHz step size - selects trade-off between fine-grained tuning and DAC span coverage per OFFSET setting |
| Supply Voltage | 4.75V–5.25V - compatible with standard 5V logic rails; no level-shifting required for SDA/SCL or control pins |
| Power-Down Current | 5mA typical - reduces system standby power while retaining NV register state for instant wake-up |
| Interface Protocol | 2-wire serial (I²C-compatible) - supports in-circuit, on-the-fly reprogramming without removing from PCB |
| Package | SO-8 (150mil) - industry-standard surface-mount footprint with pin-to-pin compatibility across DS1085Z family variants |
Pinout & Package
DS1085LZ-12+ is housed in an 8-pin SOIC (150mil) package with gull-wing leads, optimized for automated assembly and thermal performance in 5V digital systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1 (Pin 1) | Main oscillator output | Delivers final synthesized frequency (8.1kHz–133MHz) after P1 prescaler and N divider; synchronous enable prevents output glitches |
| OUT0 (Pin 2) | Reference oscillator output | Provides high-frequency reference (8.2MHz–133MHz) derived directly from P0 prescaler; used for PLL inputs or high-speed peripherals |
| VCC (Pin 3) | Power supply | Single 5V supply input; decoupling capacitor required near pin for stable oscillator operation |
| GND (Pin 4) | Ground reference | Common return path for all analog/digital circuitry; must be low-impedance connection to minimize jitter |
| CTRL0 (Pin 5) | Multi-function control input | Configurable as OUT0 enable, mux select, or global power-down; OR'd with CTRL1 for redundant shutdown |
| CTRL1 (Pin 6) | Multi-function control input | Configurable as OUT1 enable or global power-down; factory default enables OUT1 at power-up |
| SDA (Pin 7) | 2-wire serial data I/O | Open-drain bidirectional line for register read/write; requires external pull-up resistor (typically 4.7kΩ) |
| SCL (Pin 8) | 2-wire serial clock input | Master-generated clock synchronizing all register transfers; supports 100kHz/400kHz modes |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronous outputs | OUT0 and OUT1 share same master oscillator clock domain, eliminating inter-output phase drift in timing-critical applications |
| Nonvolatile frequency settings | All DAC, OFFSET, DIV, and MUX register values persist in EEPROM - eliminates boot-time initialization firmware overhead |
| Glitch-free output enable | Both CTRL0 and CTRL1 implement smart enable logic that waits for output low-state before entering High-Z, preventing signal corruption |
| Factory-programmable default | Preloaded 97.1MHz master oscillator (DS1085Z-10 variant) allows immediate operation as drop-in oscillator without prior programming |
| Low-power shutdown mode | Global power-down reduces ICCQ to 5mA while preserving register contents - ideal for battery-backed or energy-sensitive systems |
Applications
| Programmable Logic Clocking | FPGA Configuration Timing |
|---|---|
Use Scenario: Providing configurable clock sources for Xilinx Spartan or Intel Cyclone FPGA I/O banks and transceivers. IC Role / Device Role / Timing Role: Dual-output synthesizer supplying independent reference (OUT0) and core logic (OUT1) clocks with synchronized edges. Use Value: Eliminates need for multiple discrete oscillators; enables dynamic reconfiguration of clock rates during partial reconfiguration sequences. | Use Scenario: Generating precise configuration clocks for FPGA bitstream loading and JTAG boundary-scan operations. IC Role / Device Role / Timing Role: Stable, factory-programmed 97.1MHz reference (OUT0) ensures reliable configuration timing across temperature and voltage variations. Use Value: ±0.75% accuracy guarantees setup/hold compliance for configuration interfaces without external trimming components. |
| Microcontroller Peripheral Clocking | Industrial Communication Interface |
Use Scenario: Supplying scalable clock inputs to UARTs, SPI controllers, and ADC sampling engines in ARM Cortex-M based edge nodes. IC Role / Device Role / Timing Role: Main oscillator (OUT1) programmed to 48MHz for USB PHY and 1.8432MHz for legacy UART baud rate generation. Use Value: Single device replaces multiple crystal oscillators and dividers, reducing BOM count and board space in compact embedded designs. | Use Scenario: Driving clock inputs for RS-485 transceivers and CAN controller timing in factory automation gateways. IC Role / Device Role / Timing Role: Reference oscillator (OUT0) set to 8.2MHz provides stable base clock for baud rate generators in isolated communication subsystems. Use Value: Nonvolatile storage ensures consistent communication timing across power cycles without host MCU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar frequency synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1086LZ-12+ | Same SO-8 package and 2-wire interface, but adds integrated spread-spectrum modulation (SSCG) and wider 1kHz–133MHz OUT1 range | Better EMI reduction in noise-sensitive environments; not suitable where strict spectral purity is required | Select DS1086LZ-12+ when FCC/CE radiated emissions compliance is critical; otherwise DS1085LZ-12+ offers simpler register map and lower cost |
| Si5351A-B-GM | 3-output CMOS clock generator with 8kHz–200MHz range, I²C interface, and higher 2.5ppm stability; requires external 25MHz crystal | Superior long-term stability and multi-output flexibility, but adds BOM complexity and layout sensitivity | Choose Si5351A-B-GM for multi-rail clock trees requiring <10ppm drift; DS1085LZ-12+ remains optimal for single-supply, crystal-free, cost-sensitive 2-output use cases |
Compared with DS1086LZ-12+, DS1085LZ-12+ lacks spread-spectrum capability but simplifies design with zero external components and deterministic startup behavior. Against Si5351A-B-GM, it trades crystal dependency and tighter stability for lower bill-of-materials cost and guaranteed 5V operation without level shifters.
Availability
DS1085LZ-12+ is available at Aetrix Electronics and suitable for FPGA timing, microcontroller peripheral clocking, and industrial communication interface applications requiring stable component supply and long-term obsolescence management.
Supply support for DS1085LZ-12+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The DS1085LZ-12+ belongs to the EconOscillator family - designed specifically to replace fixed-frequency crystals and oscillators with programmable, single-chip clock sources in cost- and space-constrained digital systems.
FAQ
What is the default master oscillator frequency of the DS1085LZ-12+ at power-up?
The DS1085LZ-12+ is a DS1085Z-10 variant and powers up with a factory-programmed master oscillator frequency of 97.1MHz. This value is stored in nonvolatile EEPROM and corresponds to a DAC word of 500 and OFFSET setting OS. No external programming is needed to achieve this default output, making DS1085LZ-12+ immediately operational as a standalone oscillator upon power application.
Can DS1085LZ-12+ generate frequencies below 1MHz on OUT1?
Yes, DS1085LZ-12+ can generate frequencies as low as 8.1kHz on OUT1 by combining the P1 prescaler (÷1/2/4/8) with the 10-bit programmable divider (N = 2–1025). For example, with a 97.1MHz master oscillator, selecting P1 = ÷8 and N = 1025 yields ~11.8kHz. The minimum achievable frequency depends on the master oscillator setting and selected prescaler/divider combination - full range validation requires consulting the device's frequency vs. OFFSET table.
Does DS1085LZ-12+ require an external crystal or resonator?
No, DS1085LZ-12+ contains a fully integrated silicon-based master oscillator and requires no external timing components. Unlike crystal-referenced clock generators, it operates as a self-contained frequency synthesizer with all necessary oscillator circuitry built into the die. This eliminates crystal placement, load capacitance tuning, and board-level EMI concerns associated with external resonators - a key advantage of the EconOscillator architecture.
How does the power-down mode function on DS1085LZ-12+?
DS1085LZ-12+ enters power-down mode when either CTRL0 or CTRL1 is asserted low with corresponding PDN0 or PDN1 register bits enabled. In this state, both outputs go High-Z within 1ms, the master oscillator halts, and supply current drops to 5mA typical. Critically, all register contents remain intact in EEPROM, allowing immediate resumption of the last programmed frequency configuration upon exit - no reinitialization sequence is required.
Is DS1085LZ-12+ pin-compatible with other DS1085Z variants?
Yes, DS1085LZ-12+ shares identical SO-8 (150mil) pinout and electrical characteristics with all DS1085Z variants (e.g., DS1085Z-25, DS1085Z-50). The suffix "LZ-12+" denotes tape-and-reel packaging and RoHS compliance, not functional differentiation. Step size (10kHz), DAC span, and OFFSET behavior are determined solely by internal laser-trimmed calibration - meaning DS1085LZ-12+ can be substituted for any DS1085Z-10 part without PCB or firmware changes.
DS1085LZ-12+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
DS1085LZ-12+ FAQ
1.How can I place an order for DS1085LZ-12+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1085LZ-12+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1085LZ-12+ reliable?
The price and inventory of DS1085LZ-12+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1085LZ-12+ is usually 5 days.
3.What payment methods are accepted for DS1085LZ-12+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1085LZ-12+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1085LZ-12+?
DS1085LZ-12+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1085LZ-12+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1085LZ-12+?
For technical support, including DS1085LZ-12+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1085LZ-12+ requirements.
6.How does Aetrix verify that DS1085LZ-12+ is sourced from the original manufacturer or authorized distributors?
All DS1085LZ-12+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1085LZ-12+ meets industry standards.
7.What is the process for return or replacement of DS1085LZ-12+?
All DS1085LZ-12+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1085LZ-12+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1085LZ-12+ part is unused and in its original packaging.
Return procedure for DS1085LZ-12+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1085LZ-12+ Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
