My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1085LZ-5+W
- Part No.:
- DS1085LZ-5+W
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- -
- Datasheet:
-
DS1085LZ-5+W.pdf
- Description:
- IC TIMING
- Quantity:
- Payment:
- Shipping:
Inventory:4,217
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1085LZ-5+W from Maxim Integrated (now Analog Devices) is a user-programmable dual-output frequency synthesizer IC operating from a single 3.0–3.6V supply. It delivers synchronous, independently programmable outputs: OUT0 reference oscillator (4.13MHz to 66MHz) and OUT1 main oscillator (4.1kHz to 66MHz), with 0.75% absolute frequency accuracy and nonvolatile EEPROM storage of settings. It serves as a standalone clock source or dynamically reconfigurable timing peripheral in embedded microcontroller systems.
For engineers reviewing the DS1085LZ-5+W datasheet, DS1085LZ-5+W pinout, DS1085LZ-5+W application, or DS1085LZ-5+W equivalent, key selection considerations include its 5kHz DAC step resolution, 8-pin SO (150mil) package, 2-wire serial interface for in-circuit programming, power-down mode with 1.5mA standby current, and factory-default 48.58MHz master oscillator frequency.
Technical Context
The DS1085LZ-5+W integrates a 33–66MHz internal master oscillator controlled by a 10-bit DAC with 5kHz step resolution and a 5-bit OFFSET register, enabling precise frequency synthesis across overlapping ranges. Its architecture includes two independent prescalers (P0 and P1, each selectable as ÷1/÷2/÷4/÷8) feeding separate output paths: OUT0 directly from P0, and OUT1 via P1 followed by a 10-bit programmable divider (N = 2–1025) or bypass (DIV1 = 1).
Control logic supports multifunction pins CTRL0 and CTRL1 for output enable, mux select, and OR-connected power-down - ensuring glitch-free output transitions and deterministic enable-to-first-edge delay. All configuration registers (DAC, OFFSET, DIV, MUX, ADDR) are nonvolatile and accessible via standard-mode (100kHz) or fast-mode (400kHz) 2-wire serial interface with slave address 0xB0/0xB1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | OUT0: 4.13MHz–66MHz; OUT1: 4.1kHz–66MHz - enables flexible clock tree generation for mixed-speed digital subsystems. |
| DAC Step Size | 5kHz - defines minimum programmable frequency increment for the master oscillator in DS1085LZ-5+W variant. |
| Supply Voltage | 3.0V–3.6V - compatible with 3.3V logic domains without level-shifting. |
| Accuracy | ±0.75% absolute - guarantees initial frequency tolerance without external calibration. |
| Interface | 2-wire (I²C-compatible) - allows in-system reprogramming using standard microcontroller GPIOs and minimal PCB footprint. |
| Power-Down Current | 1.5mA - reduces system-level standby power in battery-sensitive applications. |
| Package | 8-pin SOIC (150mil) - industry-standard surface-mount package supporting automated assembly and thermal reliability. |
Pinout & Package
DS1085LZ-5+W is housed in an 8-pin Small Outline Integrated Circuit (SOIC) package with 150mil body width and standard JEDEC MS-012AC dimensions. Pin spacing is 1.27mm (0.050"), and lead finish is matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: OUT1 | Main oscillator output | Delivers final synthesized frequency (4.1kHz–66MHz) after P1 prescaler and N divider; CMOS-compatible output stage. |
| 2: OUT0 | Reference oscillator output | Provides high-frequency reference (4.13MHz–66MHz) derived from P0 prescaler; synchronous with OUT1 but independently configurable. |
| 3: VCC | Power supply input | Accepts 3.0–3.6V DC; requires local 0.1µF ceramic decoupling capacitor near pin. |
| 4: GND | Ground reference | Analog/digital common ground return; must be low-impedance connection to minimize jitter. |
| 5: CTRL0 | Multifunction control input | Configurable as OUT0 enable, MCLK/M mux select, or device power-down (OR'd with CTRL1). |
| 6: CTRL1 | Multifunction control input | Configurable as OUT1 enable or device power-down; internally OR'd with CTRL0 for system-level shutdown. |
| 7: SDA | 2-wire serial data I/O | Open-drain bidirectional line; requires external pull-up resistor (typically 4.7kΩ) to VCC. |
| 8: SCL | 2-wire serial clock input | Input-only clock line; synchronizes all register reads/writes and EEPROM commits. |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronous outputs | OUT0 and OUT1 share same master oscillator clock domain, eliminating inter-output phase drift in timing-critical systems. |
| Nonvolatile frequency storage | All DAC, OFFSET, prescaler, and divider settings retained in EEPROM - enables true "plug-and-play" operation after power cycle. |
| Glitch-free output enable | CTRL0/CTRL1 assert synchronized to internal clock edge, preventing runt pulses or metastability on enabled outputs. |
| Factory-default frequency | Preprogrammed 48.58MHz master oscillator (DAC=500, OFFSET=OS) ensures immediate functional operation without host initialization. |
| No external timing components | Self-contained oscillator core eliminates need for crystals, capacitors, or resistors - reduces BOM count and layout sensitivity. |
Applications
| Microcontroller Clock Source | Industrial PLC Timing Module |
|---|---|
Use Scenario: Providing primary system clock to an ARM Cortex-M4 MCU requiring stable 48MHz operation with field-upgradable frequency margins. IC Role / Device Role / Timing Role: Standalone clock generator replacing crystal + PLL; configured at production via 2-wire interface and stored in NV memory. Use Value: Eliminates crystal aging drift and temperature-induced frequency variation while enabling post-deployment clock tuning for performance optimization. | Use Scenario: Generating synchronized 1MHz reference and 10kHz real-time interrupt signals in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Dual-output timing hub delivering phase-aligned clocks to CPU, ADC sampling engine, and watchdog timer subsystems. Use Value: Reduces component count vs. discrete oscillators and avoids timing skew between critical control loops due to shared master oscillator domain. |
| Communications Baseband Clocking | Test Equipment Frequency Reference |
Use Scenario: Supplying programmable IF sampling clock (24.576MHz) and baseband reference (1.536MHz) in a software-defined radio transceiver board. IC Role / Device Role / Timing Role: Reconfigurable clock synthesizer adapting to multiple channel bandwidths and modulation schemes under host processor control. Use Value: Enables single-hardware platform support for LTE, Wi-Fi, and Bluetooth PHY layers via dynamic frequency reprogramming without hardware change. | Use Scenario: Serving as adjustable frequency reference in automated test equipment requiring traceable, repeatable clock outputs from 4.1kHz to 66MHz. IC Role / Device Role / Timing Role: Calibration-grade programmable oscillator with ±0.75% absolute accuracy and nonvolatile setting retention between test sessions. Use Value: Removes dependency on external signal generators for basic timing verification, reducing test setup time and equipment cost per station. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1085LZ-12+W | 12.5kHz DAC step size; wider 12.8MHz DAC span; default 52.3MHz master frequency. | Better suited for coarse-step applications where fine-grained 5kHz resolution is unnecessary and higher default frequency simplifies design. | Select when system clock requirements align with 12.5kHz granularity and 52.3MHz baseline - no PCB changes required. |
| Si5351A-B-GM | 3-output, 10ppm stability, integrated crystal, I²C interface; no NV memory - requires host initialization on every power-up. | Preferred for ultra-low-jitter (< 1ps RMS) RF applications; lacks power-down mode and absolute accuracy guarantee of DS1085LZ-5+W. | Choose for jitter-sensitive RF synthesis where external crystal integration and multi-output flexibility outweigh nonvolatile operation. |
Compared with DS1085LZ-12+W, DS1085LZ-5+W offers finer frequency resolution ideal for precision timing margining; versus Si5351A-B-GM, it trades lower jitter for guaranteed startup behavior and zero-host-initialization operation - critical in safety-critical or remote-deployed systems.
Availability
DS1085LZ-5+W is available at Aetrix Electronics and suitable for industrial automation controllers, communications infrastructure modules, and embedded test instrumentation requiring stable component supply, long-term lifecycle assurance, and verified nonvolatile programmability.
Supply support for DS1085LZ-5+W includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs high-performance analog and mixed-signal semiconductors for precision timing, power management, and data conversion applications.
The DS1085L series was developed as the EconOscillator family - low-cost, self-contained programmable frequency synthesizers targeting cost-sensitive embedded systems needing flexible, reliable clock generation without external components.
FAQ
What is the default output frequency of DS1085LZ-5+W at power-up?
The DS1085LZ-5+W powers up with a factory-programmed master oscillator frequency of 48.58MHz, achieved using DAC value 500 and OFFSET value OS. This yields OUT0 at 48.58MHz (P0 = ÷1) and OUT1 at 48.58MHz (P1 = ÷1, DIV1 = 1). These values are stored nonvolatively and require no host initialization to function immediately as a clock source.
Can DS1085LZ-5+W generate sub-1MHz frequencies on OUT1?
Yes, DS1085LZ-5+W can generate frequencies as low as 4.1kHz on OUT1 by combining the 5kHz DAC step resolution with the 10-bit programmable divider (N = 2–1025) and P1 prescaler (÷1/÷2/÷4/÷8). For example, with a 33MHz master oscillator and P1 = ÷8, setting N = 1025 produces ~4.05kHz - well within the specified 4.1kHz–66MHz range.
Does DS1085LZ-5+W require an external crystal or resonator?
No, DS1085LZ-5+W contains a fully integrated silicon-based master oscillator and requires no external timing components. Its self-contained architecture eliminates crystals, load capacitors, and associated layout constraints - confirmed in the device description stating "no external timing components" and validated by the absence of XTAL or OSCIN pins in the pin assignment.
How does the power-down mode work on DS1085LZ-5+W?
DS1085LZ-5+W enters power-down mode when either CTRL0 or CTRL1 is driven LOW while their respective PDN0 or PDN1 register bits are set to 1. Both control pins are internally OR'd, so asserting either pin disables both outputs and shuts down the master oscillator. The device draws only 1.5mA in this state and resumes full operation within 500µs of exiting power-down, with outputs re-enabled synchronously to avoid glitches.
Is DS1085LZ-5+W compatible with standard I²C buses?
Yes, DS1085LZ-5+W implements a standard 2-wire serial interface compliant with I²C protocol timing - supporting both standard mode (100kHz) and fast mode (400kHz) clock rates. It uses slave address 0xB0 (write) / 0xB1 (read) with device-select bits A2–A0, and features open-drain SDA/SCL pins with standard acknowledge signaling - verified in the SLAVE ADDRESS and 2-WIRE SERIAL DATA BUS sections.
DS1085LZ-5+W Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
DS1085LZ-5+W FAQ
1.How can I place an order for DS1085LZ-5+W through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1085LZ-5+W on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1085LZ-5+W reliable?
The price and inventory of DS1085LZ-5+W are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1085LZ-5+W is usually 5 days.
3.What payment methods are accepted for DS1085LZ-5+W?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1085LZ-5+W transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1085LZ-5+W?
DS1085LZ-5+W orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1085LZ-5+W order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1085LZ-5+W?
For technical support, including DS1085LZ-5+W datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1085LZ-5+W requirements.
6.How does Aetrix verify that DS1085LZ-5+W is sourced from the original manufacturer or authorized distributors?
All DS1085LZ-5+W products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1085LZ-5+W meets industry standards.
7.What is the process for return or replacement of DS1085LZ-5+W?
All DS1085LZ-5+W units undergo pre-shipment inspection (PSI). If there is an issue with DS1085LZ-5+W, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1085LZ-5+W part is unused and in its original packaging.
Return procedure for DS1085LZ-5+W:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1085LZ-5+W Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
