Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Analog Devices Inc./Maxim Integrated DS1085Z-10+

Name: DS1085Z-10+
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1085Z-10+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1085Z-10+

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: DS1085Z-10+.pdf

Description:: IC FREQ SYNTH 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,201

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1085Z-10+ from Maxim Integrated (now Analog Devices) is a user-programmable dual-output frequency synthesizer IC with nonvolatile EEPROM storage, operating from a single 5V supply and requiring no external timing components. It delivers a main oscillator output (OUT1) from 8.1kHz to 133MHz and a reference oscillator output (OUT0) from 8.2MHz to 133MHz, both synchronous to an internal master oscillator programmable in 10kHz steps across a 66–133MHz range - used in FPGA clocking, processor peripheral timing, and programmable logic system synchronization.

For engineers reviewing the DS1085Z-10+ datasheet, DS1085Z-10+ pinout, DS1085Z-10+ application, or DS1085Z-10+ equivalent, key selection considerations include its 10kHz step resolution, 0.75% absolute frequency accuracy, dual independent prescalers (P0/P1), 10-bit programmable divider (N = 2–1025), and 2-wire serial interface for in-circuit reprogramming of DAC, OFFSET, DIV, and MUX registers.

Technical Context

The DS1085Z-10+ integrates a digitally controlled master oscillator (66–133MHz) with two independent signal paths: one routes through prescaler P0 (÷1/2/4/8) directly to OUT0; the other routes through prescaler P1 (÷1/2/4/8) followed by a 10-bit programmable divider (N = 2–1025) to generate OUT1 down to 8.1kHz. Its 10-bit DAC controls oscillator frequency in 10kHz increments, while a 5-bit OFFSET register selects among 13 overlapping frequency ranges to extend effective tuning coverage beyond DAC linearity limits.

Control logic includes dual multifunction pins (CTRL0, CTRL1) supporting output enable, mux select, and power-down functions - with OR-connected shutdown capability - plus nonvolatile storage of all register settings (DAC, OFFSET, DIV, MUX, ADDR) in on-chip EEPROM. The 2-wire interface supports both standard (100kHz) and fast-mode (400kHz) operation, with automatic EEPROM write enabled by default (WC = 0) unless disabled for high-frequency register updates.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Range (OUT1)	8.1kHz to 133MHz - enables low-frequency system clocks (e.g., RTC, UART) and high-speed logic clocks (e.g., FPGA I/O, memory interfaces) from a single device.
Output Range (OUT0)	8.2MHz to 133MHz - provides stable reference clock for PLLs, ADCs, or microcontroller peripherals without external crystal.
Step Size	10kHz - matches DS1085Z-10+ variant; allows precise frequency selection within ±0.75% absolute accuracy at 25°C.
Master Oscillator Range	66MHz to 133MHz - sets upper bound for all derived outputs; internally generated with no external resonator required.
Interface	2-wire serial (I²C-compatible) - supports in-system programming of DAC, OFFSET, DIV, MUX, and ADDR registers with ACK/NACK protocol.
Power Supply	Single 5V ±5% - eliminates need for auxiliary voltage rails; draws 50mA typical active current, 5mA in power-down mode.
Nonvolatile Storage	On-chip EEPROM - retains factory- or user-programmed frequency and control settings across power cycles; no boot-up configuration needed.

Pinout & Package

DS1085Z-10+ is housed in a 150mil SOIC-8 package (8-pin surface-mount), with pin 1 designated as OUT1 and pin numbering following standard SOIC convention (counterclockwise from notch).

Pin/Terminal	Circuit Role	Design Meaning
OUT1 (Pin 1)	Main oscillator output	Delivers final divided frequency (8.1kHz–133MHz); output duty cycle 40–60%; VOH ≥2.4V @ -4mA, VOL ≤0.4V @ 4mA.
OUT0 (Pin 2)	Reference oscillator output	Provides prescaled master clock (8.2MHz–133MHz); synchronous to OUT1 but independently programmable.
VCC (Pin 3)	Power supply input	Accepts 4.75V–5.25V; powers internal oscillator, logic, and output drivers; decoupling capacitor recommended.
GND (Pin 4)	Ground reference	Common return path for VCC, outputs, and interface; must be low-impedance connection to minimize noise coupling.
CTRL0 (Pin 5)	Multi-function control input	Configurable via MUX register as OUT0 enable, prescaler select (MCLK/M), or global power-down (with PDN0=1).
CTRL1 (Pin 6)	Multi-function control input	Configurable via MUX register as OUT1 enable or global power-down (with PDN1=1); OR-connected with CTRL0 for shutdown.
SDA (Pin 7)	2-wire serial data I/O	Open-drain bidirectional line; requires external pull-up; supports 100kHz/400kHz clock rates; acknowledges register reads/writes.
SCL (Pin 8)	2-wire serial clock input	Input-only clock line; synchronizes data transfer; master-generated; defines timing for START/STOP/data validity windows.

Key Features

Feature	Design Value
Dual synchronous outputs	OUT0 and OUT1 share same master oscillator source but are independently programmed - enabling simultaneous generation of system clock and reference clock with guaranteed phase alignment.
10kHz step resolution	Matches DS1085Z-10+ variant; enables fine-grained frequency selection across full 8.1kHz–133MHz range without external dividers or crystals.
Nonvolatile frequency storage	All register values (DAC, OFFSET, DIV, MUX, ADDR) persist in EEPROM after power loss - allowing standalone operation without host controller initialization.
Smart output enable	CTRL0/CTRL1 trigger glitch-free transitions: outputs go High-Z only when low, then resume at known phase edge - critical for hot-swap and dynamic reconfiguration.
Power-down with OR logic	Either CTRL0 or CTRL1 can independently shut down entire device (oscillator + outputs) - simplifies system-level power management with redundant control paths.

Applications

FPGA Clock Management	Microcontroller Peripheral Timing
Use Scenario: Providing configurable clock sources for multiple FPGA banks (I/O, logic, transceivers) with independent frequency requirements. IC Role / Device Role / Timing Role: Dual-output programmable oscillator generating synchronized but distinct clocks (e.g., 100MHz for fabric, 25MHz for PCIe PHY, 1MHz for configuration logic). Use Value: Eliminates need for multiple discrete oscillators or complex clock trees; reduces BOM count and PCB area while enabling runtime frequency adaptation.	Use Scenario: Supplying precise, reprogrammable clocks to MCU peripherals including UART, SPI, I²C, and ADC modules. IC Role / Device Role / Timing Role: System clock generator delivering variable-frequency reference signals to match different peripheral speed grades and communication protocols. Use Value: Enables dynamic baud rate adjustment, adaptive sampling rates, and low-power modes via software-controlled frequency scaling - without hardware changes.
Digital Signal Processor (DSP) Synchronization	Industrial PLC Timing Module
Use Scenario: Generating matched clock and frame sync signals for multi-channel audio or motor control DSPs requiring deterministic latency. IC Role / Device Role / Timing Role: Reference oscillator (OUT0) feeding DSP PLL and main oscillator (OUT1) driving sample-rate conversion logic or PWM generators. Use Value: Ensures sub-cycle phase coherence between processing and I/O domains; supports jitter-sensitive applications like Class-D amplification or servo loop control.	Use Scenario: Providing stable, field-programmable timing for programmable logic controllers handling sensor polling, actuator sequencing, and communication bus arbitration. IC Role / Device Role / Timing Role: Standalone timing engine delivering 1ms system tick, 100kHz watchdog clock, and 10MHz backplane sync - all from one IC. Use Value: Reduces dependency on external crystal networks and firmware-based timing; improves long-term stability and EMI resilience in electrically noisy environments.

FPGA Clock Management

Microcontroller Peripheral Timing

Use Scenario: Providing configurable clock sources for multiple FPGA banks (I/O, logic, transceivers) with independent frequency requirements.

IC Role / Device Role / Timing Role: Dual-output programmable oscillator generating synchronized but distinct clocks (e.g., 100MHz for fabric, 25MHz for PCIe PHY, 1MHz for configuration logic).

Use Value: Eliminates need for multiple discrete oscillators or complex clock trees; reduces BOM count and PCB area while enabling runtime frequency adaptation.

Use Scenario: Supplying precise, reprogrammable clocks to MCU peripherals including UART, SPI, I²C, and ADC modules.

IC Role / Device Role / Timing Role: System clock generator delivering variable-frequency reference signals to match different peripheral speed grades and communication protocols.

Use Value: Enables dynamic baud rate adjustment, adaptive sampling rates, and low-power modes via software-controlled frequency scaling - without hardware changes.

Digital Signal Processor (DSP) Synchronization

Industrial PLC Timing Module

Use Scenario: Generating matched clock and frame sync signals for multi-channel audio or motor control DSPs requiring deterministic latency.

IC Role / Device Role / Timing Role: Reference oscillator (OUT0) feeding DSP PLL and main oscillator (OUT1) driving sample-rate conversion logic or PWM generators.

Use Value: Ensures sub-cycle phase coherence between processing and I/O domains; supports jitter-sensitive applications like Class-D amplification or servo loop control.

Use Scenario: Providing stable, field-programmable timing for programmable logic controllers handling sensor polling, actuator sequencing, and communication bus arbitration.

IC Role / Device Role / Timing Role: Standalone timing engine delivering 1ms system tick, 100kHz watchdog clock, and 10MHz backplane sync - all from one IC.

Use Value: Reduces dependency on external crystal networks and firmware-based timing; improves long-term stability and EMI resilience in electrically noisy environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable frequency synthesizer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
DS1085Z-25+	25kHz step size instead of 10kHz; wider DAC span (25.6MHz vs. 10.24MHz); identical pinout, interface, and architecture.	Better suited for applications where coarse frequency granularity is acceptable (e.g., legacy bus clocks, fixed-ratio dividers) and higher step tolerance eases calibration.	Select DS1085Z-25+ when 25kHz resolution meets system timing margin requirements and faster frequency sweeps are prioritized over fine tuning.
Si5351A-B-GM	3-output, I²C-programmable clock generator with fractional-N synthesis; 1MHz–200MHz range; 3.3V supply; integrated LDO; no power-down mode.	Supports more outputs and finer resolution (≈0.026ppb) but lacks nonvolatile storage - requires host initialization at every power-on.	Choose Si5351A-B-GM for multi-clock systems needing ultra-low jitter and flexible output counts, accepting trade-off of mandatory firmware boot sequence.

Compared with DS1085Z-10+, DS1085Z-25+ offers coarser but faster frequency stepping and broader DAC coverage per OFFSET setting, while Si5351A-B-GM provides superior resolution and output count at the cost of EEPROM persistence and 5V compatibility - making DS1085Z-10+ optimal for 5V industrial systems requiring zero-config startup and deterministic low-jitter dual-clock generation.

Availability

DS1085Z-10+ is available at Aetrix Electronics and suitable for FPGA clock management, microcontroller peripheral timing, digital signal processor synchronization, and industrial PLC timing modules requiring stable component supply, long-lifecycle support, and guaranteed 5V operation.

Supply support for DS1085Z-10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal semiconductor solutions for industrial, communications, computing, and consumer applications.

The DS1085Z-10+ belongs to the EconOscillator™ family of programmable frequency synthesizers engineered for systems requiring flexible, self-contained clock generation without external crystals or trim capacitors - targeting cost-sensitive, space-constrained embedded timing applications.

FAQ

What is the absolute frequency accuracy of the DS1085Z-10+?

The DS1085Z-10+ guarantees ±0.75% absolute frequency accuracy over temperature (0°C to +70°C) and supply voltage (4.75V–5.25V) at its default frequency setting. This specification includes contributions from DAC linearity, OFFSET register quantization, and oscillator drift - verified under standard test conditions per the official datasheet. DS1085Z-10+ achieves this without external calibration components.

Can the DS1085Z-10+ operate without a microcontroller after initial programming?

Yes. The DS1085Z-10+ stores all frequency and control register settings (DAC, OFFSET, DIV, MUX, ADDR) in nonvolatile EEPROM. Once programmed - either at factory or in-circuit - it powers up with those values automatically applied, enabling fully autonomous operation as a standalone oscillator. No host controller is required for basic functionality, though the 2-wire interface remains available for dynamic reprogramming if needed.

How does the power-down mode work on the DS1085Z-10+?

DS1085Z-10+ enters power-down mode when either CTRL0 or CTRL1 is driven low while their respective PDN0 or PDN1 bits are set to 1 in the MUX register. In this state, the internal master oscillator stops, both outputs go High-Z, and supply current drops to 5mA typical. The device retains all register values in EEPROM and resumes operation with identical settings upon exit - triggered by returning the active control pin high after stabilization (~8000 oscillator cycles).

What are the valid prescaler settings for OUT0 and OUT1 on the DS1085Z-10+?

DS1085Z-10+ supports four prescaler ratios for both outputs: ÷1, ÷2, ÷4, and ÷8. These are selected independently via 2-bit fields in the MUX register - bits 0M1/0M0 for OUT0 (P0) and 1M1/1M0 for OUT1 (P1). Factory default is ÷1 for both. Prescaling occurs before the programmable divider (N) on the OUT1 path, enabling fine resolution down to 8.1kHz even with high master frequencies.

Is the DS1085Z-10+ compatible with 3.3V I²C buses?

No. The DS1085Z-10+ operates exclusively from a 5V supply and specifies VIH = 2V (min) and VIL = 0.8V (max) for SDA/SCL inputs - compatible with 5V-tolerant I²C masters but not direct connection to 3.3V-only buses. Level-shifting circuitry is required for interoperability with 3.3V microcontrollers; the device itself does not support mixed-voltage signaling or internal level translation.

DS1085Z-10+ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: EconOscillator™

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Frequency Synthesizer

PLL:: No

Input:: Clock

Output:: Clock

Number of Circuits:: 1

Ratio - Input:Output:: 1:2

Differential - Input:Output:: No/No

Frequency - Max:: 133MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 8-SOIC

DS1085Z-10+ FAQ

1.How can I place an order for DS1085Z-10+ through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1085Z-10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1085Z-10+ reliable?

The price and inventory of DS1085Z-10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1085Z-10+ is usually 5 days.

3.What payment methods are accepted for DS1085Z-10+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1085Z-10+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1085Z-10+?

DS1085Z-10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1085Z-10+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1085Z-10+?

For technical support, including DS1085Z-10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1085Z-10+ requirements.

6.How does Aetrix verify that DS1085Z-10+ is sourced from the original manufacturer or authorized distributors?

All DS1085Z-10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1085Z-10+ meets industry standards.

7.What is the process for return or replacement of DS1085Z-10+?

All DS1085Z-10+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1085Z-10+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1085Z-10+ part is unused and in its original packaging.

Return procedure for DS1085Z-10+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…