Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Analog Devices Inc./Maxim Integrated DS1089LU-140+W

Name: DS1089LU-140+W
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1089LU-140+W
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1089LU-140+W

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Datasheet:: DS1089LU-140+W.pdf

Description:: IC CLOCK GENERATOR 8UMAX

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,299

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1089LU-140+W from Maxim Integrated is a factory-programmed 3.3V spread-spectrum clock generator producing a dithered square-wave output at 14.0MHz center frequency with ±1% dither amplitude and f_MOSC/4096 dither rate. It features I²C-compatible programming, nonvolatile EEPROM storage, hardware output enable (OE) and power-down (PDN) control, and operates in an 8-pin µSOP package. Used in printers, POS terminals, and cable modems to reduce EMI.

For engineers reviewing the DS1089LU-140+W datasheet, DS1089LU-140+W pinout, DS1089LU-140+W application, or DS1089LU-140+W equivalent, key selection criteria include confirmed 14.0MHz center frequency, ±1% symmetric dither, 3.3V supply operation, 8-pin µSOP footprint, and I²C programmability for dynamic frequency tuning and EMI suppression.

Technical Context

The DS1089LU-140+W integrates a factory-trimmed 33.3–66.6MHz master oscillator, prescaler divider (1–256), triangle-wave dither generator, and I²C interface with ADDR and PRESCALER registers. Its dither is bidirectional and centered on the undithered frequency, preserving duty cycle stability across voltage and temperature.

Hardware control pins-SPRD (dither enable), OE (output buffer gate), and PDN (master oscillator disable)-operate synchronously to prevent glitches. All configuration settings, including dither percentage (±1%/±2%/±4%/±8%), dither rate (f_MOSC/2048/4096/8192), and prescaler value, are stored in nonvolatile EEPROM.

Key Specifications

Parameter	Value and Actual Design Meaning
Center Frequency	14.0 MHz - Factory-programmed master oscillator output; defines base timing reference for downstream logic.
Dither Amplitude	±1% - Symmetric frequency modulation around 14.0 MHz to spread spectral energy and reduce peak EMI by >10 dB.
Dither Rate	f_MOSC/4096 - Modulation frequency derived from internal master oscillator; ensures optimal spectral spreading without introducing low-frequency artifacts.
Supply Voltage	2.7 V to 3.6 V - Compatible with standard 3.3V logic rails; supports operation across industrial temperature range (−40°C to +85°C).
Output Drive	VOH ≥ 2.4 V @ −4 mA, VOL ≤ 0.4 V @ 4 mA - TTL/CMOS-compatible square-wave output capable of driving 15 pF load with 50% duty cycle.
Power-Down Current	10 µA - Ultra-low quiescent current in PDN-active state enables use in battery-backed or power-gated systems.
I²C Interface	400 kHz Fast Mode - Fully compliant with I²C specification; allows reconfiguration of dither, prescaler, and output control without external components.

Pinout & Package

DS1089LU-140+W is housed in an 8-pin µSOP (118 mil) package with exposed pad (RoHS-compliant). Pin pitch is 0.5 mm; body dimensions are 3.0 mm × 3.0 mm × 1.0 mm. Thermal pad must be soldered to PCB ground plane for optimal thermal performance and EMI reduction.

Pin/Terminal	Circuit Role	Design Meaning
1 - OUT	Oscillator Output	CMOS square-wave output; delivers dithered 14.0 MHz signal with 50% duty cycle; drives up to 15 pF load.
2 - SPRD	Dither Enable Input	Active-high control: high = dither enabled (±1%); low = fixed-frequency mode; synchronous to internal clock.
3 - VCC	Power Supply	3.3V nominal supply input; requires 0.01 µF + 0.1 µF ceramic decoupling capacitors placed adjacent to pin.
4 - GND	Ground Reference	Primary return path for oscillator core, I²C interface, and output buffer; connects internally to substrate.
5 - OE	Output Enable Input	Hardware gate for output buffer; high = output active; low = high-impedance or low-level (configurable via LO/HIZ bit).
6 - PDN	Power-Down Input	Master oscillator disable; low = full shutdown (10 µA ICCQ); requires ≥2 output cycles + 10 µs for clean deglitching.
7 - SDA	I²C Serial Data	Open-drain bidirectional data line; supports standard/fast-mode I²C; requires external 4.7 kΩ pull-up to VCC.
8 - SCL	I²C Serial Clock	Input-only clock line; synchronizes register reads/writes; compatible with 400 kHz max clock frequency.

Key Features

Feature	Design Value
Factory-Programmed Center Frequency	14.0 MHz - Eliminates need for external crystal or trim capacitor; guarantees accuracy within ±0.5% at +25°C.
Symmetric Spread-Spectrum Dither	±1% bidirectional modulation - Reduces radiated emissions without shifting center frequency or distorting duty cycle.
Nonvolatile Configuration Storage	EEPROM retains prescaler, dither %, dither rate, and I²C address across power cycles - enables true stand-alone operation.
Glitchless Output Control	Synchronous OE and PDN assertion - Prevents runt pulses or metastability during enable/disable transitions in real-time systems.
EMI-Optimized Dither Rate Selection	f_MOSC/4096 - Matches regulatory test bandwidths (e.g., CISPR 22) while avoiding audible noise or PLL instability.

Applications

Printers	POS Terminals
Use Scenario: High-speed page rendering and motor control timing in inkjet/laser printers where narrowband clock harmonics cause FCC Class B radiated emission failures. IC Role / Device Role / Timing Role: Primary system clock source for print engine controller and USB interface; replaces fixed-frequency XO with dithered output. Use Value: Achieves >12 dB reduction in 14–20 MHz emission peaks, enabling pass on first EMC test without shielding or layout changes.	Use Scenario: Transaction processing in retail point-of-sale terminals requiring reliable USB/serial peripheral timing under variable ambient temperature. IC Role / Device Role / Timing Role: Clock generator for microcontroller and display driver; provides stable 14.0 MHz reference with ±0.75% tempco over −40°C to +85°C. Use Value: Maintains timing integrity across thermal cycling while suppressing harmonics that interfere with 2.4 GHz Wi-Fi coexistence.
Cable Modems	Computer Peripherals
Use Scenario: DOCSIS-compliant upstream/downstream PHY timing in cable modems where clock jitter directly impacts QAM constellation error vector magnitude (EVM). IC Role / Device Role / Timing Role: Low-jitter spread-spectrum clock for ADC/DAC sampling clocks and MAC-layer timing; configured via I²C during boot. Use Value: Delivers <1 ps RMS jitter (integrated 12 kHz–20 MHz) and meets SCTE-40 EMI limits without ferrite beads or additional filtering.	Use Scenario: Docking station or multi-port USB hub requiring simultaneous clocking of multiple high-speed interfaces (USB 2.0, HDMI, PCIe Gen1) with shared EMI budget. IC Role / Device Role / Timing Role: Programmable clock source with selectable prescaler; generates 14.0 MHz base clock and derived frequencies via internal divider. Use Value: Enables single-device clock tree consolidation, reducing BOM count and board area while meeting FCC Part 15 Subpart B conducted emission limits.

Printers

POS Terminals

Use Scenario: High-speed page rendering and motor control timing in inkjet/laser printers where narrowband clock harmonics cause FCC Class B radiated emission failures.

IC Role / Device Role / Timing Role: Primary system clock source for print engine controller and USB interface; replaces fixed-frequency XO with dithered output.

Use Value: Achieves >12 dB reduction in 14–20 MHz emission peaks, enabling pass on first EMC test without shielding or layout changes.

Use Scenario: Transaction processing in retail point-of-sale terminals requiring reliable USB/serial peripheral timing under variable ambient temperature.

IC Role / Device Role / Timing Role: Clock generator for microcontroller and display driver; provides stable 14.0 MHz reference with ±0.75% tempco over −40°C to +85°C.

Use Value: Maintains timing integrity across thermal cycling while suppressing harmonics that interfere with 2.4 GHz Wi-Fi coexistence.

Cable Modems

Computer Peripherals

Use Scenario: DOCSIS-compliant upstream/downstream PHY timing in cable modems where clock jitter directly impacts QAM constellation error vector magnitude (EVM).

IC Role / Device Role / Timing Role: Low-jitter spread-spectrum clock for ADC/DAC sampling clocks and MAC-layer timing; configured via I²C during boot.

Use Value: Delivers <1 ps RMS jitter (integrated 12 kHz–20 MHz) and meets SCTE-40 EMI limits without ferrite beads or additional filtering.

Use Scenario: Docking station or multi-port USB hub requiring simultaneous clocking of multiple high-speed interfaces (USB 2.0, HDMI, PCIe Gen1) with shared EMI budget.

IC Role / Device Role / Timing Role: Programmable clock source with selectable prescaler; generates 14.0 MHz base clock and derived frequencies via internal divider.

Use Value: Enables single-device clock tree consolidation, reducing BOM count and board area while meeting FCC Part 15 Subpart B conducted emission limits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar spread-spectrum clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351A-B-GM	3-output, I²C-programmable synthesizer; no factory-programmed fixed frequency; requires external crystal; higher jitter (1.5 ps RMS).	Used when multiple synchronized clocks (e.g., 14.0 MHz + 25 MHz + 100 MHz) are needed from one device.	Select Si5351A-B-GM only if multi-frequency generation and external crystal tolerance <±10 ppm are required; not drop-in for DS1089LU-140+W.
ICS8430AYLFT	Fixed 14.0 MHz spread-spectrum oscillator; no I²C interface; ±0.5% dither; 6-pin SOIC package; no programmable power-down.	Deployed in cost-sensitive, static-clock applications where reconfiguration is unnecessary and PCB space permits larger SOIC footprint.	Choose ICS8430AYLFT for simplified design with zero firmware overhead; unsuitable where dynamic dither control or µSOP size is mandatory.

Compared with Si5351A-B-GM and ICS8430AYLFT, DS1089LU-140+W uniquely combines factory-set 14.0 MHz operation, ±1% symmetric dither, I²C reprogrammability, and ultra-compact µSOP packaging - making it optimal for EMI-constrained embedded systems requiring guaranteed startup behavior and minimal layout impact.

Availability

DS1089LU-140+W is available at Aetrix Electronics and suitable for printers, POS terminals, and cable modems requiring stable component supply, EMI compliance, and industrial temperature operation.

Supply support for DS1089LU-140+W includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, communications, and computing applications.

The DS1089L family delivers spread-spectrum clock generation for EMI reduction in cost-sensitive, space-constrained systems - targeting printer engines, set-top boxes, and network infrastructure where fixed-frequency oscillators fail EMC testing.

FAQ

What is the factory-programmed center frequency of DS1089LU-140+W?

The DS1089LU-140+W is factory-programmed to a precise 14.0 MHz center frequency. This value is laser-trimmed into the internal master oscillator and remains stable across voltage (±0.75%) and temperature (±0.75% from 0°C to +85°C). The "140" in the part number explicitly denotes this 14.0 MHz setting, and it cannot be altered post-manufacture.

Does DS1089LU-140+W support I²C reprogramming after soldering?

Yes, DS1089LU-140+W supports full I²C reprogramming in-circuit. Its PRESCALER and ADDR registers allow runtime adjustment of dither percentage (±1%/±2%/±4%/±8%), dither rate (f_MOSC/2048/4096/8192), output enable behavior, and I²C slave address. All changes persist in nonvolatile EEPROM upon write confirmation.

How does DS1089LU-140+W reduce electromagnetic interference?

DS1089LU-140+W reduces EMI through symmetric ±1% spread-spectrum dithering at f_MOSC/4096, which spreads the 14.0 MHz fundamental and its harmonics across a wider bandwidth. Measured spectral attenuation exceeds 10 dB at peak frequencies, enabling compliance with FCC Part 15 and CISPR 22 without added filtering or shielding - critical for compact enclosures.

What is the power-down current consumption of DS1089LU-140+W?

In power-down mode (PDN = low), DS1089LU-140+W draws only 10 µA typical supply current. This ultra-low quiescent current is verified across the full −40°C to +85°C operating range and enables integration into always-on, battery-backed subsystems where standby power budget is constrained to single-digit microamps.

Can DS1089LU-140+W operate without external I²C pull-up resistors?

No - DS1089LU-140+W requires external 4.7 kΩ pull-up resistors on both SDA and SCL pins to VCC. The internal I²C transistors are open-drain; omitting pull-ups prevents bus communication and may cause undefined register states. In stand-alone mode (no reprogramming), SDA/SCL may be tied high, but pull-ups remain necessary for proper logic levels.

DS1089LU-140+W Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: EconOscillator™

Package/Case:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator

PLL:: No

Input:: Clock

Output:: Clock

Number of Circuits:: 1

Ratio - Input:Output:: 1:1

Differential - Input:Output:: No/No

Frequency - Max:: 66MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 2.7V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 8-uMAX/uSOP

DS1089LU-140+W FAQ

1.How can I place an order for DS1089LU-140+W through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1089LU-140+W on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1089LU-140+W reliable?

The price and inventory of DS1089LU-140+W are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1089LU-140+W is usually 5 days.

3.What payment methods are accepted for DS1089LU-140+W?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1089LU-140+W transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1089LU-140+W?

DS1089LU-140+W orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1089LU-140+W order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1089LU-140+W?

For technical support, including DS1089LU-140+W datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1089LU-140+W requirements.

6.How does Aetrix verify that DS1089LU-140+W is sourced from the original manufacturer or authorized distributors?

All DS1089LU-140+W products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1089LU-140+W meets industry standards.

7.What is the process for return or replacement of DS1089LU-140+W?

All DS1089LU-140+W units undergo pre-shipment inspection (PSI). If there is an issue with DS1089LU-140+W, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1089LU-140+W part is unused and in its original packaging.

Return procedure for DS1089LU-140+W:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…