Analog Devices Inc./Maxim Integrated DS1090U-2/V+
- Part No.:
- DS1090U-2/V+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1090U-2/V+.pdf
- Description:
- IC CLOCK GENERATOR 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:1,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The DS1090U-2/V+ from Maxim Integrated is a resistor-programmed, center-dithered spread-spectrum oscillator designed as an external clock source for switched-mode power supplies. It delivers 2MHz–4MHz output frequency with factory-set prescaler ÷2, 0–8% programmable dither amplitude via J0/J1 pins, and dither rate selectable as fMOSC/512, /1024, /2048, or /4096 via JC0/JC1 pins. Its primary role is EMI reduction in DC-DC converter timing circuits.
For engineers reviewing the DS1090U-2/V+ datasheet, DS1090U-2/V+ pinout, DS1090U-2/V+ application, or DS1090U-2/V+ equivalent, key selection criteria include verified dither amplitude control range (0–8%), confirmed prescaler value (÷2), RSET resistor tolerance impact on frequency stability (±3% total), CMOS/TTL-compatible output drive capability (±4mA), and operation across industrial temperature range (–40°C to +85°C).
Technical Context
The DS1090U-2/V+ integrates a voltage-controlled master oscillator (4–8MHz) biased by external RSET (45kΩ–91kΩ), a fixed ÷2 factory-programmed prescaler, and a dual-stage dither generator. The triangle-wave modulator uses JC0/JC1 to select one of four dither rates (fMOSC/512 to /4096), while J0/J1 set discrete dither amplitudes (0%, 2%, 4%, or 8%) by adjusting bias current into the VCO.
Its architecture enables deterministic center-frequency spreading without PLL or crystal reference. Output duty cycle remains stable (45–55% at 4–8MHz, 50% below 4MHz), and supply current scales linearly with VCC (1.4mA typ @ 3.3V, 1.7mA typ @ 5.5V) and RSET value - critical for low-power SMPS clocking where load capacitance is limited to 30pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 2MHz to 4MHz - determined by factory ÷2 prescaler applied to 4–8MHz master oscillator; sets fundamental switching frequency for buck/boost converters. |
| Dither Amplitude | 0%, 2%, 4%, or 8% - selected via J0/J1 logic levels; directly controls peak EMI reduction magnitude at fundamental and harmonics. |
| Dither Rate | fMOSC/512, /1024, /2048, or /4096 - set by JC0/JC1; determines modulation bandwidth and spectral spreading density. |
| Supply Voltage | 3.0V to 5.5V - single-rail operation compatible with standard logic supplies; ensures robust startup and regulation across industrial input rails. |
| Output Drive | CMOS/TTL-compatible - VOH ≥2.4V @ –4mA, VOL ≤0.4V @ +4mA; drives standard logic inputs without level-shifting in SMPS controller interfaces. |
| Frequency Tolerance | ±3.0% over temperature and voltage - includes ±2.0% temp variation and ±1.25% VCC variation; defines worst-case timing margin for synchronous rectifier control. |
| Operating Temperature | –40°C to +85°C - validated across full industrial range; supports deployment in server PSUs and embedded power modules without derating. |
Pinout & Package
DS1090U-2/V+ is housed in an 8-pin µSOP package (2.0mm × 2.5mm, 0.5mm pitch), thermally enhanced with exposed pad connected to GND per Maxim package drawing 21-0132.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 OUT | Oscillator output | CMOS/TTL square wave; drives clock input of PWM controller; requires ≤30pF load for spec-compliant rise/fall time (20ns). |
| 2 RSET | Master oscillator bias resistor node | Connects external 45kΩ–91kΩ resistor to GND; sets fMOSC; resistor tolerance directly impacts output frequency accuracy. |
| 3 VCC | Positive supply | 3.0–5.5V input; decoupling with 0.01µF + 0.1µF ceramic caps required near pin to suppress supply noise coupling into oscillator core. |
| 4 GND | Ground reference | Common return for all internal circuits and RSET; substrate tied to GND per chip design; must be low-impedance plane. |
| 5 J0 | Dither amplitude LSB | Logic input selecting 0%/2%/4%/8% dither; VIH ≥0.7×VCC, VIL ≤0.3×VCC; pulled to VCC or GND - no floating allowed. |
| 6 J1 | Dither amplitude MSB | Paired with J0 to define dither % per Table 2; combined with JC0/JC1, fully configures spread-spectrum behavior before power-up. |
| 7 JC0 | Dither rate LSB | Logic input selecting fMOSC/512, /1024, /2048, or /4096; sets modulation frequency; determines EMI notch width in spectrum. |
| 8 JC1 | Dither rate MSB | Paired with JC0 per Table 1; finalizes dither generator divisor; incorrect setting causes unintended frequency sweep profile. |
Key Features
| Feature | Design Value |
|---|---|
| Resistor-programmable frequency | Enables precise 2–4MHz output tuning using only one external component (RSET), reducing BOM count and layout complexity vs. crystal-based solutions. |
| Discrete dither amplitude control | Four fixed dither percentages (0/2/4/8%) allow empirical EMI optimization without firmware or DAC - ideal for production line tuning. |
| Factory-set prescaler | Fixed ÷2 ratio eliminates configuration overhead and ensures deterministic frequency division; avoids software errors or boot-time misconfiguration. |
| Industrial temperature operation | Validated performance from –40°C to +85°C enables use in uncooled server PSUs and industrial motor drives without thermal compensation. |
| Low supply current | 1.4mA typical at 3.3V allows integration into energy-sensitive auxiliary supplies without impacting efficiency targets. |
Applications
| Switched-Mode Power Supplies | Servers |
|---|---|
Use Scenario: Clock source for synchronous buck controllers in AC-DC front-end and POL converters. IC Role / Device Role / Timing Role: Provides dithered system clock that modulates switching frequency to smear EMI peaks across spectrum. Use Value: Reduces peak radiated emissions by up to 10dB at fundamental and harmonics, easing FCC/CE compliance without added shielding or filtering. | Use Scenario: Timing reference for redundant 12V/5V/3.3V DC-DC modules in rack-mounted servers. IC Role / Device Role / Timing Role: Generates stable, spread-spectrum clock for multiple parallel power stages to avoid beat-frequency interference. Use Value: Enables simultaneous operation of multiple PSUs without coherent noise summation, improving overall system EMI margin. |
| Printers | Industrial Controls |
Use Scenario: Clock for high-current stepper motor drivers and laser diode modulation circuits. IC Role / Device Role / Timing Role: Supplies dithered timing to reduce conducted noise coupling into sensitive analog sensor paths. Use Value: Prevents switching artifacts from corrupting scan-line synchronization or image sensor ADC sampling windows. | Use Scenario: System clock for PLC I/O power supplies and isolated gate drivers in motor control cabinets. IC Role / Device Role / Timing Role: Delivers robust, low-jitter clock under wide input voltage transients and ambient temperature swings. Use Value: Maintains timing integrity during brownouts and thermal cycling, ensuring deterministic PWM generation for safety-critical drives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar spread-spectrum oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Programmable I²C clock generator with 8-output capability; requires external crystal; supports 8kHz–200MHz; no built-in dither circuit. | Used in multi-clock domain systems (e.g., FPGA + ADC + interface); not optimized for EMI-only reduction in SMPS. | Select when flexible frequency synthesis and multiple outputs outweigh cost and simplicity advantages of DS1090U-2/V+. |
| ICS8430AM-01LFT | Fixed 2.5MHz spread-spectrum clock with 4% dither; no user-programmable amplitude/rate; LVDS output; requires 3.3V only. | Drop-in replacement where fixed dither profile suffices and LVDS signaling is acceptable. | Choose for simplified qualification when 2.5MHz center frequency and 4% dither meet EMI goals without tuning flexibility. |
Compared with Si5351A-B-GM and ICS8430AM-01LFT, the DS1090U-2/V+ uniquely balances low-cost, resistor-based frequency setting, discrete dither amplitude/rate control, and industrial-grade reliability - making it optimal for cost-sensitive, EMI-constrained SMPS designs requiring field-tunable spread-spectrum behavior.
Availability
DS1090U-2/V+ is available at Aetrix Electronics and suitable for switched-mode power supplies, server power modules, and industrial control systems requiring stable component supply with guaranteed long-term availability.
Supply support for DS1090U-2/V+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power management ICs for industrial, computing, and communications markets.
The DS1090U-2/V+ belongs to Maxim's EconOscillator™ family - engineered specifically for EMI reduction in DC-DC converter clocking, emphasizing low cost, minimal external components, and deterministic spread-spectrum control without microcontroller dependency.
FAQ
What is the exact output frequency range of the DS1090U-2/V+?
The DS1090U-2/V+ provides a guaranteed output frequency range of 2MHz to 4MHz. This is achieved by combining its factory-programmed ÷2 prescaler with a master oscillator tuned between 4MHz and 8MHz via the external RSET resistor (45kΩ–91kΩ). Frequency tolerance is ±3.0% over temperature and supply voltage, as specified in the DC Electrical Characteristics table.
How do I configure dither amplitude and rate on the DS1090U-2/V+?
Dither amplitude (0%, 2%, 4%, or 8%) is set using logic levels on J0 and J1 pins per Table 2 in the datasheet; dither rate (fMOSC/512, /1024, /2048, or /4096) is configured via JC0 and JC1 per Table 1. All four control pins must be hard-wired to VCC or GND - floating inputs are undefined and may cause erratic dither behavior in the DS1090U-2/V+.
What is the recommended RSET resistor tolerance for the DS1090U-2/V+?
Maxim recommends using a minimum 1% tolerance, 1/16W resistor for RSET in the DS1090U-2/V+. This ensures frequency accuracy remains within the ±3.0% total tolerance specification, accounting for initial resistor error, temperature coefficient, and device variation. Tighter tolerance improves repeatability across production batches.
Does the DS1090U-2/V+ require external decoupling capacitors?
Yes - the DS1090U-2/V+ requires local decoupling on the VCC pin. Maxim specifies using both a 0.01µF and 0.1µF high-quality ceramic capacitor placed as close as possible to pins 3 (VCC) and 4 (GND). This suppresses supply noise coupling into the oscillator core, preventing jitter increase and maintaining dither fidelity in the DS1090U-2/V+.
What is the power-up behavior of the DS1090U-2/V+?
The DS1090U-2/V+ exhibits a total power-up stabilization time (tPOR + tSTAB) of 0.1ms to 0.5ms. During this period, the internal master oscillator stabilizes (~500 cycles at programmed frequency) before the OUT pin begins toggling. This delay is intentional and ensures reliable start-up without false triggering in downstream PWM controllers driven by the DS1090U-2/V+.
DS1090U-2/V+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconOscillator™
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- No
- Input:
- Clock
- Output:
- CMOS, TTL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 4MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Supplier Device Package:
- 8-uMAX/uSOP
DS1090U-2/V+ FAQ
1.How can I place an order for DS1090U-2/V+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1090U-2/V+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1090U-2/V+ reliable?
The price and inventory of DS1090U-2/V+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1090U-2/V+ is usually 5 days.
3.What payment methods are accepted for DS1090U-2/V+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1090U-2/V+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1090U-2/V+?
DS1090U-2/V+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1090U-2/V+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1090U-2/V+?
For technical support, including DS1090U-2/V+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1090U-2/V+ requirements.
6.How does Aetrix verify that DS1090U-2/V+ is sourced from the original manufacturer or authorized distributors?
All DS1090U-2/V+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1090U-2/V+ meets industry standards.
7.What is the process for return or replacement of DS1090U-2/V+?
All DS1090U-2/V+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1090U-2/V+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1090U-2/V+ part is unused and in its original packaging.
Return procedure for DS1090U-2/V+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1090U-2/V+ Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
