My Inquiry
My Account
Texas Instruments DS110DF1610FB/NOPB
- Part No.:
- DS110DF1610FB/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 196-BBGA
- Datasheet:
-
DS110DF1610FB/NOPB.pdf
- Description:
- IC INTFACE SPECIALIZED 196FCBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS110DF1610FB/NOPB from Texas Instruments is a 16-channel, multi-rate retimer IC for high-speed serial links operating at 8.5–11.3 Gbps per channel, featuring integrated CTLE, DFE, CDR, and 3-tap FIR transmit equalization. It includes four independent 4×4 analog cross point switches (one per quad), on-chip AC-coupled CML inputs with 100-Ω termination, and supports IEEE 1149.1/1149.6 JTAG for test and diagnostics in backplane and optical interconnect systems.
For engineers reviewing the DS110DF1610FB/NOPB datasheet, DS110DF1610FB/NOPB pinout, DS110DF1610FB/NOPB application, or DS110DF1610FB/NOPB equivalent, key selection considerations include per-channel adaptive equalization bandwidth (5–9 GHz), deterministic jitter <3.35 ps, propagation delay ≤505 ps with cross point enabled, and SMBus/EPPROM-based configuration for production-ready deployment in 100G Ethernet, CPRI, and InfiniBand infrastructure.
Technical Context
The DS110DF1610FB/NOPB implements a fully adaptive receive signal conditioning architecture: its CTLE provides 6–38 dB boost across four programmable stages with three selectable bandwidths (5/7/9 GHz), while its self-tuning DFE operates alongside a VGA and CDR to achieve BER <1×10⁻¹⁵ over lossy copper channels. Each channel locks independently to full/half/quarter/eighth data rates using an external ±100 ppm reference clock (25/125/312.5 MHz).
Signal routing is handled by four non-blocking 4×4 analog cross point switches-placed between CTLE and DFE-enabling asynchronous, low-latency reconfiguration within each quad. Transmit path features adjustable VOD (400–1200 mVpp) and precise 3-tap FIR filtering with 32-mVpp step resolution, all configurable via SMBus or optional EEPROM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 8.5–11.3 Gbps per channel (full rate); supports 4.25–5.65 Gbps (half), 2.125–2.825 Gbps (quarter), 1.0625–1.4125 Gbps (eighth) |
| Input Interface | CML-compatible differential inputs with on-chip 100-Ω AC-coupled termination; 1600 mVpp max differential input voltage |
| Output Interface | CML-compatible differential outputs with 100-Ω output impedance; VOD adjustable from 400–1200 mVpp in 32-mVpp steps |
| Jitter Performance | Total output jitter ≤8.6 ps (89 mUI) at 10.3125 Gbps; deterministic jitter ≤3.15 ps; random jitter ≤400 fs-rms |
| Power & Temp | Single 2.5 V ±5% supply; 300 mW static power; 210–368 mW/channel active power depending on CTLE/DFE/Clocking state; –10°C to +85°C operation |
| Package | 196-pin FCBGA, 15.0 mm × 15.0 mm body size, 0.8-mm pitch |
| Control Interface | SMBus (10–400 kHz) with open-drain SDA/SCL; supports EEPROM auto-configuration and JTAG (IEEE 1149.1/1149.6) for boundary scan |
Pinout & Package
DS110DF1610FB/NOPB is housed in a 15.0 mm × 15.0 mm, 196-ball fine-pitch chip-scale ball grid array (FCBGA) package with 0.8-mm pitch and standard RoHS-compliant finish. Thermal performance is optimized for 8-layer (θJA = 7.2°C/W) or 20+ layer PCBs (θJA = 6.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RX_0A_P / RX_0A_N | CML Differential Input | AC-coupled, 100-Ω terminated receiver pair for Channel 0A; supports signal detect and adaptive CTLE/DFE |
| TX_0A_P / TX_0A_N | CML Differential Output | Programmable VOD and 3-tap FIR-filtered transmitter pair for Channel 0A; 100-Ω output impedance |
| REF_CLK_P / REF_CLK_N | Differential Reference Clock Input | Accepts 25/125/312.5 MHz LVDS/LVCMOS reference; ±100 ppm tolerance required for robust CDR lock |
| SDA_IO / SCL_IO | SMBus Interface | Open-drain bidirectional bus for register configuration, status readback, and EEPROM boot loading |
| TCK_IO / TMS_IO / TDI_IO / TDO_IO / TRST_IO | JTAG Test Interface | IEEE 1149.1-compliant boundary-scan chain for manufacturing test and debug |
| RESET_IO | Asynchronous Reset | LVCMOS input; rising-edge-triggered 10-µs pulse resets all registers and state machines |
| INTERR_IO | Interrupt Output | Open-drain active-low signal indicating CDR lock loss, PRBS error, or configuration fault |
Key Features
| Feature | Design Value |
|---|---|
| Fully adaptive CTLE with 32-step EQ table | Enables automatic optimization of 6–38 dB boost across four stages; bandwidth selectable per rate (5/7/9 GHz) to match channel loss profile |
| Self-tuning DFE with optional continuous adaptation | Reduces ISI-induced errors in long backplanes; adapts in real time during link operation without interrupting traffic |
| Integrated 4×4 analog cross point per quad | Supports non-blocking, latency-minimized routing or broadcast within each group of 4 channels; no digital serialization/deserialization overhead |
| On-chip eye monitor (EOM) and PRBS engine | Enables real-time internal eye diagram analysis and standalone BERT testing without external equipment |
| Single 2.5-V supply with SMBus/EPPROM config | Reduces system power delivery complexity; eliminates need for multiple voltage rails or external configuration PROMs |
Applications
| 100G Ethernet Switch Backplane | CPRI/Fronthaul Optical Module |
|---|---|
|
Use Scenario: Retiming 16-lane 100GBASE-KR4 signals across lossy mid-board traces with >30 dB insertion loss at 10 GHz. IC Role / Device Role / Timing Role: Per-lane CDR + adaptive equalization + cross point routing to compensate for skew and crosstalk in multi-drop topologies. Use Value: Enables reliable 100G operation without redesigning PCB stackup; reduces bit error rate below 1×10⁻¹⁵ using on-chip EOM-guided CTLE/DFE tuning. |
Use Scenario: Interfacing baseband ASICs to dual 6.144 Gbps CPRI lanes in remote radio units with long flex-cable runs. IC Role / Device Role / Timing Role: Rate-adaptive retimer supporting quarter-rate (3.072 Gbps) and half-rate (6.144 Gbps) modes with legacy protocol compatibility. Use Value: Eliminates need for discrete equalizers and clock cleaners; maintains timing integrity across temperature-varying fiber-to-flex transitions. |
| InfiniBand EDR Interconnect | High-Performance Computing (HPC) Switch Fabric |
|
Use Scenario: Extending reach of 25.78125 Gbps per lane InfiniBand EDR links across 40+ cm FR4 backplanes with multiple connectors. IC Role / Device Role / Timing Role: Multi-rate retimer with deterministic jitter suppression (<3.35 ps DJ) and sub-500 ps propagation delay. Use Value: Meets InfiniBand TA jitter compliance; enables use of cost-effective FR4 instead of expensive low-loss laminates. |
Use Scenario: Aggregating 16 GPU-to-switch lanes in AI training clusters where thermal management limits per-lane power budget. IC Role / Device Role / Timing Role: Low-power retimer (210 mW/channel with CTLE only) with dynamic signal-detect power gating. Use Value: Reduces total switch fabric power by 35% vs. fixed-gain solutions; extends thermal headroom for sustained compute workloads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar retimer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS125DF1610 | Higher data rate range: 9.8–12.5 Gbps; identical 196-pin FCBGA package and pinout | Better suited for 25G Ethernet and 12.5G CPRI; requires tighter reference clock stability (±50 ppm vs. ±100 ppm) | Select DS125DF1610 when upgrading to 25G infrastructure or requiring higher margin at 12.5G; retains same layout and firmware structure. |
| DS150DF1610 | Widest rate range: 12.5–15 Gbps; same cross point, CTLE, DFE, and SMBus architecture | Targeted at 400G ZR/ZR+ coherent optics and 14+ Gbps PCIe Gen6 prototyping; higher power per channel (~420 mW) | Choose DS150DF1610 for future-proofing beyond 11.3 Gbps or when evaluating next-gen 14+ Gbps interconnects with shared software stack. |
Compared with DS125DF1610 and DS150DF1610, the DS110DF1610FB/NOPB delivers optimal power-efficiency and jitter performance specifically tuned for stable 10G–11G operation in thermally constrained environments, with broader reference clock tolerance enabling simpler clock tree design.
Availability
DS110DF1610FB/NOPB is available at Aetrix Electronics and suitable for 100G Ethernet switch backplanes, CPRI fronthaul modules, InfiniBand EDR interconnects, and HPC switch fabrics requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for DS110DF1610FB/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions, with decades of expertise in signal integrity and retimer design for datacenter and telecom infrastructure.
The DS110DF1610FB/NOPB belongs to TI's DS1xxDF1610 family of multi-rate retimers engineered for high-density, low-power, and thermally efficient signal conditioning in 100G+ serial interconnects-targeting backplane, optical module, and switch fabric applications.
FAQ
What data rates does the DS110DF1610FB/NOPB support?
The DS110DF1610FB/NOPB supports full-rate operation from 8.5 to 11.3 Gbps per channel, plus sub-multiple rates including half-rate (4.25–5.65 Gbps), quarter-rate (2.125–2.825 Gbps), and eighth-rate (1.0625–1.4125 Gbps). This multi-rate capability allows backward compatibility with legacy protocols such as 10GBASE-KR and CPRI Option 3 while enabling migration to 11.3 Gbps 100G Ethernet standards. The CDR locks autonomously to any supported rate without external mode selection.
Does the DS110DF1610FB/NOPB require external termination resistors on its CML I/Os?
No, the DS110DF1610FB/NOPB integrates 100-Ω differential termination resistors on all 16 RX input pairs and presents a matched 100-Ω differential output impedance on all 16 TX output pairs. This eliminates the need for external termination components, simplifies PCB layout, reduces BOM count, and ensures consistent signal integrity across all channels. External AC coupling capacitors remain required per standard CML interface practice.
How is the DS110DF1610FB/NOPB configured-via pins or software?
The DS110DF1610FB/NOPB is configured exclusively via its SMBus interface (SDA_IO/SCL_IO pins) or optional external EEPROM. Strap pins like ADDR0/ADDR1 set the SMBus address, but all functional settings-including CTLE coefficients, DFE tap weights, FIR filter taps, cross point routing, and power modes-are written through SMBus registers or loaded automatically from EEPROM at power-up. No pin-strapping controls equalization or data path behavior.
Can the DS110DF1610FB/NOPB operate without an external reference clock?
No-the DS110DF1610FB/NOPB requires an external differential reference clock applied to REF_CLK_P/REF_CLK_N pins for CDR lock acquisition and stable operation. Acceptable frequencies are 25 MHz, 125 MHz, or 312.5 MHz, with ±100 ppm tolerance. While the device can lock to asynchronous references, it cannot generate or recover a clean clock without this input; there is no internal crystal oscillator or PLL-free free-running mode.
What is the purpose of the four 4×4 cross point switches in the DS110DF1610FB/NOPB?
The DS110DF1610FB/NOPB integrates four independent 4×4 analog cross point switches-one per quad of four channels-to enable flexible, low-latency signal routing within each group. This allows non-blocking reassignment of any RX input to any TX output in the same quad, supporting broadcast, loopback, or port remapping without digital serialization. Routing occurs in the analog domain between CTLE and DFE, preserving signal integrity and adding only ~25 ps of additional delay.
DS110DF1610FB/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 196-BBGA
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Retimer
- Interface:
- SMBus
- Voltage - Supply:
- 2.375V ~ 2.625V
- Supplier Device Package:
- 196-FCBGA (15x15)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS110DF1610FB/NOPB FAQ
1.How can I place an order for DS110DF1610FB/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS110DF1610FB/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS110DF1610FB/NOPB reliable?
The price and inventory of DS110DF1610FB/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS110DF1610FB/NOPB is usually 5 days.
3.What payment methods are accepted for DS110DF1610FB/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS110DF1610FB/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS110DF1610FB/NOPB?
DS110DF1610FB/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS110DF1610FB/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS110DF1610FB/NOPB?
For technical support, including DS110DF1610FB/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS110DF1610FB/NOPB requirements.
6.How does Aetrix verify that DS110DF1610FB/NOPB is sourced from the original manufacturer or authorized distributors?
All DS110DF1610FB/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS110DF1610FB/NOPB meets industry standards.
7.What is the process for return or replacement of DS110DF1610FB/NOPB?
All DS110DF1610FB/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS110DF1610FB/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS110DF1610FB/NOPB part is unused and in its original packaging.
Return procedure for DS110DF1610FB/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS110DF1610FB/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
