My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1135LU-10+
- Part No.:
- DS1135LU-10+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1135LU-10+.pdf
- Description:
- IC DELAY LINE 10NS 8UMAX
- Quantity:
- Payment:
- Shipping:
Inventory:1,433
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135LU-10+ from Maxim Integrated is a 3V, triple-output silicon delay line IC delivering precise 10 ns propagation delays (tPLH/tPHL) on all three outputs with ±1.0 ns initial tolerance and ±3.0 ns total variation over -40°C to +85°C. It features independent buffered delays, leading/trailing edge symmetry preservation, and operates across 2.7V–3.6V supply range - used in high-speed digital timing alignment for FPGA clock deskew and serial interface signal conditioning.
For engineers reviewing the DS1135LU-10+ datasheet, DS1135LU-10+ pinout, DS1135LU-10+ application, or DS1135LU-10+ equivalent, this page provides verified delay accuracy, temperature-voltage stability data, SO-8 package mapping, and functional alternatives for logic-level timing synchronization in industrial control and communications systems.
Technical Context
The DS1135LU-10+ implements three independent CMOS-buffered delay paths in a single monolithic silicon structure, each with matched tPLH and tPHL characteristics. Its all-silicon architecture eliminates quartz aging and thermal hysteresis, enabling stable delay performance without external components.
Delay calibration is factory-trimmed at nominal conditions (25°C, 3.3V), with guaranteed symmetry between rising and falling edges (±0.2 ns max skew). The device supports full 3V operation and meets JEDEC J-STD-020D reflow profiles up to 260°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 10 ns ±1.0 ns (initial), ±3.0 ns over -40°C to +85°C and 2.7V–3.6V |
| Supply voltage | 2.7V–3.6V - enables direct interfacing with 3V logic families without level shifting |
| Output rise/fall time | 2.0–2.5 ns - ensures clean transitions into 15 pF loads typical of 74F04-equivalent inputs |
| Active current | 10 mA max at 3.6V, 1 µs period - low power for high-density timing applications |
| Input voltage thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - compatible with TTL and 3V CMOS logic levels |
| Power-up time | 1 ms - stable delay output established within 1 ms of VCC application |
Pinout & Package
DS1135LU-10+ is housed in an 8-pin SOIC (150-mil) package, RoHS-compliant (indicated by "+" suffix), with standard JEDEC MS-012AC outline and land pattern 90-0096.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Digital input signals | Three independent logic-level inputs accepting 0.0V–3.0V pulses; each drives one delay path |
| OUT1, OUT2, OUT3 | Buffered delayed outputs | Three CMOS outputs delivering identical 10 ns delay with <2.5 ns rise/fall times into 15 pF |
| VCC | Positive supply | +3V supply pin (2.7V–3.6V range); decoupling required within 10 mm of pin |
| GND | Ground reference | Common return for all inputs, outputs, and internal circuitry; must be low-impedance plane |
Key Features
| Feature | Design Value |
|---|---|
| Precise edge-aligned delay | tPLH = tPHL = 10 ns ±1.0 ns (25°C), preserving input pulse symmetry for jitter-sensitive interfaces |
| All-silicon construction | No crystal, no aging drift, no thermal hysteresis - stable over 10+ years in industrial environments |
| Triple independent delay paths | Three isolated 10 ns delay channels in one SO-8 package - reduces board space vs. discrete solutions |
| 3V-compatible I/O | VIH/VIL thresholds and 2.7V–3.6V operation enable seamless integration with modern low-voltage FPGAs and ASICs |
Applications
| High-Speed FPGA Clock Deskew | Serial Interface Signal Alignment |
|---|---|
Use Scenario: Aligning multiple clock domains within Xilinx or Intel FPGA designs where inter-clock skew must be held below 200 ps. IC Role / Device Role / Timing Role: DS1135LU-10+ provides matched 10 ns delays on three independent outputs to equalize trace-length-induced skew across parallel clock nets. Use Value: Enables deterministic setup/hold timing closure without custom PCB routing or programmable delay blocks. | Use Scenario: Synchronizing LVDS or PECL data lanes in multi-lane SerDes receivers (e.g., JESD204B links). IC Role / Device Role / Timing Role: DS1135LU-10+ applies identical delay to strobe and data lanes to compensate for inter-pair skew in backplane traces. Use Value: Reduces bit error rate by ensuring all lanes meet sampling window requirements at the receiver input. |
| Industrial PLC Input Sampling | Digital Test Equipment Signal Conditioning |
Use Scenario: Time-aligning analog-to-digital converter trigger signals and sensor input sampling clocks in modular I/O modules. IC Role / Device Role / Timing Role: DS1135LU-10+ delays ADC start-of-conversion pulses to match conditioned sensor signal propagation latency. Use Value: Eliminates measurement phase error caused by mismatched analog/digital path delays in 16-bit+ precision systems. | Use Scenario: Calibrating timing offsets between pattern generator outputs and scope trigger inputs in automated test fixtures. IC Role / Device Role / Timing Role: DS1135LU-10+ inserts known, repeatable 10 ns delay into reference clock paths for instrument synchronization verification. Use Value: Provides traceable, NIST-aligned delay reference without requiring expensive calibrated delay lines or coaxial cables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output fixed-delay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1035Z-10+ | Same 10 ns delay but higher initial tolerance (±2.0 ns vs. ±1.0 ns); wider temp range (-55°C to +125°C) | Used in extended-temperature military/aerospace systems where DS1135LU-10+'s -40°C to +85°C range is insufficient | Select DS1035Z-10+ only if extended temperature operation is required; otherwise DS1135LU-10+ offers tighter delay accuracy |
| MAX9992ETE+ | Programmable 0–30 ns delay in 100 ps steps; requires SPI configuration; 10-pin TDFN package | Suitable when variable delay tuning is needed per unit during production test or field calibration | Choose MAX9992ETE+ only if dynamic delay adjustment is mandatory; DS1135LU-10+ delivers lower cost and zero configuration overhead |
Compared with DS1035Z-10+, DS1135LU-10+ provides superior initial delay accuracy (±1.0 ns) for production-critical timing alignment; versus MAX9992ETE+, it eliminates firmware dependencies and reduces BOM count by offering fixed, factory-trimmed delay in a smaller footprint.
Availability
DS1135LU-10+ is available at Aetrix Electronics and suitable for high-speed FPGA clock deskew, serial interface signal alignment, and industrial PLC input sampling requiring stable component supply and guaranteed long-term availability.
Supply support for DS1135LU-10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications, with emphasis on reliability and parametric guarantee.
The DS1135LU-10+ belongs to Maxim's silicon delay line product line, engineered specifically for deterministic, low-jitter timing alignment in 3V digital systems where quartz-based solutions introduce instability or excessive board area.
FAQ
What is the guaranteed delay accuracy of DS1135LU-10+ over its full operating temperature and voltage range?
The DS1135LU-10+ guarantees a total delay variation of ±3.0 ns over the industrial temperature range (-40°C to +85°C) and supply voltage range (2.7V to 3.6V). This includes both initial tolerance (±1.0 ns at 25°C, 3.3V) and additional drift due to temperature and voltage changes. All three outputs maintain identical delay values within this specification.
Does DS1135LU-10+ support both rising and falling edge delay matching?
Yes, DS1135LU-10+ provides matched tPLH and tPHL delays of 10 ns each, with leading and trailing edge precision that preserves input pulse symmetry. Measured skew between tPLH and tPHL is less than ±0.2 ns under nominal conditions, ensuring minimal duty cycle distortion in delayed waveforms.
Can DS1135LU-10+ be used with 2.5V logic interfaces?
No - DS1135LU-10+ is specified only for 2.7V–3.6V operation. At 2.5V, VIH threshold (≥2.0 V) may not be reliably met, and ICC current and delay stability are not characterized. For 2.5V systems, consider DS1023-10+ or verify compatibility via Maxim's application support team before design-in.
Is DS1135LU-10+ pin-compatible with DS1033-10+?
No - DS1135LU-10+ uses an 8-pin SOIC (150-mil) package with IN1/IN2/IN3, OUT1/OUT2/OUT3, VCC, and GND pins. DS1033-10+ is a 16-pin DIP/SOIC device with different pinout, dual-delay architecture, and 5V-only operation. They are functionally related but not mechanically or electrically interchangeable.
What is the maximum input pulse frequency supported by DS1135LU-10+?
DS1135LU-10+ supports input pulse periods down to 2× the delay value (i.e., minimum 20 ns period, or 50 MHz repetition rate), based on AC electrical specifications. Pulse width must be ≥100% of delay (≥10 ns), and rise/fall times must be ≤3.0 ns (20%–80%) to ensure accurate delay measurement and output integrity.
DS1135LU-10+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 10ns
- Tap Increment:
- -
- Available Total Delays:
- 10ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1135LU-10+ FAQ
1.How can I place an order for DS1135LU-10+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135LU-10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135LU-10+ reliable?
The price and inventory of DS1135LU-10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135LU-10+ is usually 5 days.
3.What payment methods are accepted for DS1135LU-10+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135LU-10+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135LU-10+?
DS1135LU-10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135LU-10+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135LU-10+?
For technical support, including DS1135LU-10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135LU-10+ requirements.
6.How does Aetrix verify that DS1135LU-10+ is sourced from the original manufacturer or authorized distributors?
All DS1135LU-10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135LU-10+ meets industry standards.
7.What is the process for return or replacement of DS1135LU-10+?
All DS1135LU-10+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1135LU-10+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135LU-10+ part is unused and in its original packaging.
Return procedure for DS1135LU-10+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135LU-10+ Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
