My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1135LU-20+
- Part No.:
- DS1135LU-20+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1135LU-20+.pdf
- Description:
- IC DELAY LINE 20NS 8UMAX
- Quantity:
- Payment:
- Shipping:
Inventory:2,014
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135LU-20+ from Maxim Integrated is a 3V, 3-in-1 high-speed silicon delay line delivering three independent buffered delays of precisely 20 ns each (tPLH/tPHL), with ±1.0 ns initial tolerance and ±4.0 ns total variation over -40°C to +85°C. It preserves input signal symmetry via leading/trailing edge precision and is used in high-reliability timing alignment for FPGA clock deskew, memory interface synchronization, and digital logic signal conditioning.
For engineers reviewing the DS1135LU-20+ datasheet, DS1135LU-20+ pinout, DS1135LU-20+ application, or DS1135LU-20+ equivalent, key selection factors include guaranteed 20 ns per-output delay stability across voltage (2.7–3.6 V) and temperature, 2.5 ns max output rise/fall time, and SO-8 (150-mil) package compatibility with vapor-phase and IR reflow processes.
Technical Context
The DS1135LU-20+ implements all-silicon delay circuitry-no external capacitors or inductors-enabling deterministic, repeatable propagation delays unaffected by aging or EMI. Its three independent buffered outputs drive 74F04-equivalent loads with matched tPLH/tPHL characteristics.
Each delay path maintains <±1.0 ns initial accuracy at +25°C/3.3 V and sustains ≤±4.0 ns deviation across full industrial temperature range (-40°C to +85°C) and supply voltage (2.7 V to 3.6 V), ensuring consistent timing margin in synchronous digital systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 20 ns (tPLH/tPHL), identical across all three outputs for precise multi-path alignment |
| Initial delay tolerance | ±1.0 ns at +25°C, 3.3 V - enables tight setup/hold margin without calibration |
| Temp/voltage tolerance | ±4.0 ns over -40°C to +85°C and 2.7–3.6 V - guarantees worst-case skew control |
| Output rise/fall time | 2.5 ns max - supports >300 MHz signal integrity in fast logic interfaces |
| Supply voltage range | 2.7 V to 3.6 V - compatible with modern 3V logic families and low-power systems |
| Power-up time | 1 ms - ensures stable delay operation within one millisecond of VCC application |
| Input capacitance | 10 pF - minimizes loading on preceding driver stages |
Pinout & Package
DS1135LU-20+ is housed in an 8-pin SOIC package (150-mil width, outline 21-0041), RoHS-compliant (indicated by '+' suffix), and qualified for vapor-phase and IR reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Dedicated input signals for each delay path | Accepts TTL/CMOS-compatible logic edges; VIH ≥ 2.0 V, VIL ≤ 0.8 V |
| OUT1, OUT2, OUT3 | Buffered delay outputs | Deliver 20 ns delayed copies with matched tPLH/tPHL and 2.5 ns max edge transition |
| VCC | Positive supply | 3V nominal (2.7–3.6 V); powers internal buffers and delay elements |
| GND | Ground reference | Common return for all inputs, outputs, and internal circuitry; required for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates external RC components and drift-prone analog elements for long-term timing stability |
| Leading and trailing edge precision | Maintains input pulse symmetry - critical for clock deskew and duty-cycle-sensitive logic |
| Three independent buffered delays | Enables simultaneous delay of multiple signals without crosstalk or shared path degradation |
| Industrial temperature support | Guaranteed 20 ns delay performance from -40°C to +85°C - suitable for embedded and automotive ECUs |
| 3V operation with low ICC | Draws only 10 mA typical at 3.6 V/1 µs period - reduces power rail noise and thermal load |
Applications
| FPGA Clock Deskew | Memory Interface Timing |
|---|---|
Use Scenario: Aligning multiple clock domains across FPGA I/O banks to meet setup/hold timing. IC Role / Device Role / Timing Role: Provides matched 20 ns delay on clock distribution paths to compensate for PCB trace length mismatches. Use Value: Enables deterministic inter-bank clock alignment without custom layout tuning or programmable delay blocks. | Use Scenario: Synchronizing address/control strobes with data valid windows in DDR2/DDR3 memory subsystems. IC Role / Device Role / Timing Role: Delays command signals to match variable data path latency while preserving edge fidelity. Use Value: Improves timing margin by 20 ns per path with sub-nanosecond edge matching across all three outputs. |
| Digital Logic Signal Conditioning | Test Equipment Pulse Shaping |
Use Scenario: Compensating for propagation skew between parallel data lines in high-speed bus interfaces. IC Role / Device Role / Timing Role: Applies identical 20 ns delay to multiple data lanes to restore synchronous arrival at receiver. Use Value: Eliminates bit-to-bit skew-induced setup violations without requiring matched-length routing. | Use Scenario: Generating precisely timed trigger pulses for automated test equipment (ATE) stimulus sequencing. IC Role / Device Role / Timing Role: Converts single master trigger into three staggered, edge-accurate enable signals with fixed 20 ns spacing. Use Value: Replaces discrete delay-line modules with a single, calibrated, production-ready IC solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135LZ-20+ | Same die, identical delay specs and pinout; differs only in tape-and-reel packaging (Z = SO, U = tube) | No functional difference; U-tube variant preferred for prototyping or low-volume hand assembly | Select DS1135LU-20+ for manual placement or small-batch builds; DS1135LZ-20+ for automated SMT lines |
| DS1035Z-20+ | Legacy 5V version; 20 ns delay but requires 4.5–5.5 V supply and exhibits ±5 ns temp/voltage tolerance | Not suitable for 3V systems; higher power consumption and looser delay stability | Only consider DS1035Z-20+ if legacy 5V infrastructure prevents voltage rail redesign |
Compared with DS1135LZ-20+, DS1135LU-20+ offers identical electrical performance in tube packaging for flexibility in low-volume use; versus DS1035Z-20+, it delivers tighter delay stability (±4.0 ns vs ±5.0 ns), lower voltage operation (3V vs 5V), and reduced power draw-making it the preferred choice for modern low-voltage digital systems.
Availability
DS1135LU-20+ is available at Aetrix Electronics and suitable for FPGA clock deskew, memory interface timing, and digital logic signal conditioning requiring stable component supply across industrial temperature ranges and long-lifecycle programs.
Supply support for DS1135LU-20+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated designs precision analog and mixed-signal semiconductor solutions for industrial, communications, computing, and consumer applications.
The DS1135L series was developed as a low-power, 3V-compatible replacement for legacy 5V delay lines like the DS1033, targeting high-reliability timing alignment in space-constrained digital systems.
FAQ
What is the exact delay value and tolerance of DS1135LU-20+?
The DS1135LU-20+ provides a nominal delay of 20 ns per output (tPLH and tPHL), with ±1.0 ns initial tolerance at +25°C/3.3 V and ±4.0 ns total tolerance over the full industrial temperature range (-40°C to +85°C) and supply voltage (2.7 V to 3.6 V). This is confirmed in Table 1 of the official datasheet and applies identically to all three outputs.
Is DS1135LU-20+ pin-compatible with DS1135LZ-20+?
Yes, DS1135LU-20+ and DS1135LZ-20+ share identical pinout, electrical specifications, and SO-8 (150-mil) package dimensions. The only difference is packaging format: 'U' denotes tube packaging, while 'Z' indicates tape-and-reel. No PCB layout changes are required when substituting between them.
Can DS1135LU-20+ operate at 2.5V supply?
No, DS1135LU-20+ is specified for 2.7 V to 3.6 V operation only. At 2.5 V, timing parameters-including 20 ns delay accuracy and output rise/fall times-are not guaranteed, and device functionality may be unreliable. Always maintain VCC within the rated 2.7–3.6 V range for compliant DS1135LU-20+ operation.
Does DS1135LU-20+ support both rising and falling edge delay matching?
Yes, DS1135LU-20+ guarantees matched delay for both edges: tPLH (rising edge delay) and tPHL (falling edge delay) are both 20 ns with identical tolerances. This preserves input pulse symmetry and ensures accurate duty-cycle retention-critical for clock and strobe applications.
What is the maximum input frequency supported by DS1135LU-20+?
DS1135LU-20+ supports input pulse widths equal to 100% of its delay value (i.e., ≥20 ns), implying a minimum period of ~40 ns and maximum fundamental frequency of ~25 MHz. However, with proper edge control (≤3.0 ns rise/fall time), it reliably conditions signals up to 100 MHz in practice, as validated by its 2.5 ns max output transition time.
DS1135LU-20+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 20ns
- Tap Increment:
- -
- Available Total Delays:
- 20ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1135LU-20+ FAQ
1.How can I place an order for DS1135LU-20+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135LU-20+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135LU-20+ reliable?
The price and inventory of DS1135LU-20+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135LU-20+ is usually 5 days.
3.What payment methods are accepted for DS1135LU-20+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135LU-20+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135LU-20+?
DS1135LU-20+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135LU-20+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135LU-20+?
For technical support, including DS1135LU-20+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135LU-20+ requirements.
6.How does Aetrix verify that DS1135LU-20+ is sourced from the original manufacturer or authorized distributors?
All DS1135LU-20+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135LU-20+ meets industry standards.
7.What is the process for return or replacement of DS1135LU-20+?
All DS1135LU-20+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1135LU-20+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135LU-20+ part is unused and in its original packaging.
Return procedure for DS1135LU-20+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135LU-20+ Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
