Analog Devices Inc./Maxim Integrated DS1135U-15
- Part No.:
- DS1135U-15
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1135U-15.pdf
- Description:
- IC DELAY LINE 15NS 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:1,260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135U-15 from Maxim Integrated is a high-speed, all-silicon 3-channel logic delay line operating at +5V with 15ns nominal delay per output (tPLH/tPHL), ±1.5ns tolerance over -40°C to +85°C, and leading/trailing edge precision preserving input symmetry. It replaces DS1013/DS1035 in timing-critical digital systems requiring stable multi-output skew control.
For engineers reviewing the DS1135U-15 datasheet, DS1135U-15 pinout, DS1135U-15 application, or DS1135U-15 equivalent, key selection criteria include guaranteed 15ns delay accuracy across temperature/voltage, 8-pin SOIC (150-mil) package compatibility, LS-TTL load drive capability (10 loads per output), and industrial-grade operating range (-40°C to +85°C).
Technical Context
The DS1135U-15 implements three independent buffered delay paths within a single monolithic silicon die, each delivering identical 15ns propagation delay for both rising (tPLH) and falling (tPHL) edges. Its architecture eliminates analog drift mechanisms found in RC-based delay lines, ensuring deterministic timing behavior under varying supply (4.75V–5.25V) and thermal conditions.
Each output features matched rise/fall times (2.0–2.5ns) and drives up to 10 LS-TTL loads while maintaining edge fidelity. The device requires no external components, supports vapor-phase, IR, and wave soldering, and achieves power-up stabilization within 100ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 15ns (tPLH/tPHL), ±1.5ns over -40°C to +85°C - guarantees tight inter-channel skew control in synchronous logic |
| Supply voltage | +5V ±5% (4.75V–5.25V) - compatible with standard TTL/CMOS logic rails |
| Output drive | 10 LS-TTL loads per channel - eliminates need for external buffers in moderate-fanout designs |
| Rise/fall time | 2.0–2.5ns - preserves signal integrity for >200MHz clock domains |
| Operating temp | -40°C to +85°C - qualified for industrial embedded and communications equipment |
| Power-up time | 100ms - defines minimum reset hold-off before valid delay output |
Pinout & Package
DS1135U-15 is housed in an 8-pin SOIC package (150-mil width, outline 21-0041), RoHS-compliant, with standard surface-mount land pattern (90-0096). Pin 1 is IN2; pin 2 is GND; pin 3 is IN3; pin 4 is IN1; pin 5 is VCC; pin 6 is OUT1; pin 7 is OUT2; pin 8 is OUT3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN3 | Independent logic inputs | Accept TTL/CMOS-compatible signals; each triggers its corresponding delayed output |
| OUT1–OUT3 | Buffered delay outputs | Deliver 15ns-delayed copies of IN1–IN3 with matched edge timing and LS-TTL drive strength |
| VCC | +5V supply | Must be decoupled locally; powers all three delay channels and output buffers |
| GND | Ground reference | Common return for inputs, outputs, and internal circuitry; critical for delay stability |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates aging, temperature hysteresis, and voltage sensitivity inherent in RC or analog delay solutions |
| Leading and trailing edge precision | Maintains input waveform symmetry - essential for clock distribution and data strobe alignment |
| Three independent buffered delays | Enables concurrent timing adjustment of multiple signals without cross-talk or loading interaction |
| Vapor-phase, IR, and wave solder compatible | Supports high-volume automated assembly without reliability degradation or parameter shift |
Applications
| Digital Test Equipment | Industrial PLC Timing Modules |
|---|---|
Use Scenario: Synchronizing stimulus and capture signals in boundary-scan testers and logic analyzers. IC Role / Device Role / Timing Role: Provides precise, matched 15ns delays to align test vectors with sampling clocks across multiple I/O channels. Use Value: Enables sub-nanosecond skew control between parallel data and strobe lines, improving test coverage and fault detection resolution. | Use Scenario: Generating deterministic pulse-width-modulated (PWM) gate drives with fixed dead-time insertion in motor control I/O modules. IC Role / Device Role / Timing Role: Delays complementary PWM edges by 15ns to prevent shoot-through in half-bridge drivers. Use Value: Guarantees consistent 15ns dead-time across temperature and supply variation, eliminating need for calibration or trimming. |
| Communications Backplane Skew Compensation | High-Speed Data Acquisition Systems |
Use Scenario: Compensating trace-length-induced skew between parallel LVDS lanes in telecom backplanes. IC Role / Device Role / Timing Role: Applies identical 15ns delay to shorter traces to match longer-path latency, restoring lane alignment at receiver. Use Value: Restores deterministic inter-lane phase alignment without FPGA-based deskew logic, reducing system complexity and jitter accumulation. | Use Scenario: Aligning sample-and-hold trigger with ADC conversion start in multi-channel digitizers. IC Role / Device Role / Timing Role: Introduces calibrated 15ns delay to synchronize external trigger events with internal pipeline stages. Use Value: Ensures consistent aperture delay across channels, enabling coherent multi-channel FFT analysis with <1ps timing uncertainty. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel logic delay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-15+ | Same 15ns delay, identical SOIC-8 package, but Z-suffix denotes RoHS-compliant lead-free finish; U-suffix indicates tape-and-reel packaging | No functional difference; Z-15+ is drop-in compatible in board layout and electrical behavior | Select DS1135Z-15+ for lead-free assembly requirements; DS1135U-15 for standard tin-lead or bulk handling |
| DS1035-15 | Legacy 15ns delay line with higher initial tolerance (±3ns vs. ±1.0ns) and wider temp tolerance (±3ns over -40°C to +85°C) | Limited to commercial temp range (0°C to +70°C) in most variants; lower drive strength (5 LS loads) | Choose DS1135U-15 where tighter delay accuracy, industrial temp support, or higher fanout is required |
Compared with DS1135Z-15+ and DS1035-15, DS1135U-15 delivers superior delay stability (±1.5ns vs. ±3ns), full industrial temperature operation, and doubled LS-TTL drive capacity - making it optimal for mission-critical timing alignment in harsh environments.
Availability
DS1135U-15 is available at Aetrix Electronics and suitable for digital test equipment, industrial PLC timing modules, and communications backplane skew compensation requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for DS1135U-15 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications, with emphasis on reliability and parametric guarantee.
The DS1135 series belongs to Maxim's high-speed timing portfolio, engineered specifically for deterministic multi-output delay in digital systems where analog drift or component aging must be eliminated.
FAQ
What is the guaranteed delay accuracy of DS1135U-15 over temperature and voltage?
The DS1135U-15 guarantees ±1.5ns delay tolerance over the full industrial temperature range (-40°C to +85°C) and supply voltage range (4.75V to 5.25V). This specification applies to both tPLH and tPHL measurements at the 1.5V threshold, ensuring matched rising and falling edge delays critical for symmetric waveform generation. Initial tolerance at +25°C is ±1.0ns.
Is DS1135U-15 pin-compatible with DS1013 or DS1035?
Yes, DS1135U-15 is a direct replacement for DS1013 and DS1035 in the same 8-pin SOIC package, sharing identical pinout (IN1–IN3, OUT1–OUT3, VCC, GND). It maintains full electrical compatibility while offering improved delay accuracy, wider temperature range, and higher output drive capability - no PCB changes are required when upgrading from DS1013/DS1035 to DS1135U-15.
What load can each output of DS1135U-15 drive?
Each output of DS1135U-15 is rated to drive up to 10 LS-TTL loads, defined as the input characteristics of a standard 74F04 gate. This drive strength ensures clean signal transitions without external buffering in typical digital logic interfacing scenarios, including FPGA I/O banks, microcontroller peripherals, and discrete logic families operating at +5V.
Does DS1135U-15 require external components for operation?
No, DS1135U-15 operates as a fully self-contained delay element with no external resistors, capacitors, or trim components required. A local 0.1µF ceramic decoupling capacitor on VCC is recommended per standard high-speed logic practice, but the delay value, edge fidelity, and temperature stability are internally determined and factory-trimmed - simplifying design and reducing BOM count.
What is the power-up behavior of DS1135U-15?
DS1135U-15 requires 100ms after VCC reaches regulation to produce stable, accurate 15ns delays at all outputs. During this power-up time, outputs remain in a high-impedance or undefined state until internal biasing and reference circuits stabilize. This specification ensures predictable timing initialization in systems with sequenced power supplies or cold-start conditions.
DS1135U-15 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 15ns
- Tap Increment:
- -
- Available Total Delays:
- 15ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1135U-15 FAQ
1.How can I place an order for DS1135U-15 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135U-15 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135U-15 reliable?
The price and inventory of DS1135U-15 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135U-15 is usually 5 days.
3.What payment methods are accepted for DS1135U-15?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135U-15 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135U-15?
DS1135U-15 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135U-15 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135U-15?
For technical support, including DS1135U-15 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135U-15 requirements.
6.How does Aetrix verify that DS1135U-15 is sourced from the original manufacturer or authorized distributors?
All DS1135U-15 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135U-15 meets industry standards.
7.What is the process for return or replacement of DS1135U-15?
All DS1135U-15 units undergo pre-shipment inspection (PSI). If there is an issue with DS1135U-15, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135U-15 part is unused and in its original packaging.
Return procedure for DS1135U-15:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135U-15 Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

