Analog Devices Inc./Maxim Integrated DS1135U-6+T&R
- Part No.:
- DS1135U-6+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1135U-6+T&R.pdf
- Description:
- IC DELAY LINE 6NS 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:2,541
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135U-6+T&R from Maxim Integrated is a high-speed, all-silicon 3-in-1 delay line operating at +5V with three independent buffered outputs, each delivering precisely matched 6 ns propagation delay (tPLH/tPHL), ±1.0 ns initial tolerance, and ±1.5 ns variation over -40°C to +85°C. It replaces DS1013/DS1035 in clock skew management and digital timing alignment circuits.
For engineers reviewing the DS1135U-6+T&R datasheet, DS1135U-6+T&R pinout, DS1135U-6+T&R application, or DS1135U-6+T&R equivalent, key selection criteria include guaranteed edge-aligned delay accuracy, LS-TTL load drive capability (10 loads per output), SOIC-8 packaging, and industrial temperature support without external compensation.
Technical Context
The DS1135U-6+T&R implements three identical, fully buffered delay paths with matched tPLH and tPHL characteristics-ensuring input signal symmetry preservation across leading and trailing edges. Each path operates with 2.0–2.5 ns output rise/fall times and supports input pulse widths ≥100% of tap delay (i.e., ≥6 ns).
It functions as a fixed-delay timing element-not programmable or adjustable-with DC supply requirements of 4.75 V to 5.25 V and active current draw ≤35 mA at 1 µs period. Power-up stabilization completes within 100 ms, and input capacitance is 10 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 6 ns (tPLH/tPHL), matched across all three outputs for skew-critical timing alignment |
| Initial delay tolerance | ±1.0 ns at +25°C, 5.0 V - enables deterministic setup/hold margin calculation |
| Temp/voltage tolerance | ±1.5 ns over -40°C to +85°C and 4.75–5.25 V - ensures stable delay in industrial environments |
| Output drive strength | 12 mA sink / -1.0 mA source - compatible with 74F04-level TTL loads (10 LS loads per output) |
| Rise/fall time | 2.0–2.5 ns - preserves fast-edge integrity for sub-10 ns timing windows |
| Supply voltage | +5 V ±5% - requires standard 5 V rail; not 3 V compatible (see DS1135L for 3 V) |
Pinout & Package
DS1135U-6+T&R is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant (indicated by "+" suffix), and qualified for vapor phase, IR, and wave soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Dedicated logic inputs | Accept TTL-compatible signals (VIH ≥ 2.2 V, VIL ≤ 0.8 V); each drives one independent delay path |
| OUT1, OUT2, OUT3 | Buffered delay outputs | Deliver 6 ns delayed copies with matched edge timing; each drives up to 10 LS-TTL loads |
| VCC | Positive supply | +5 V ±5% power rail; decoupling required near pin for stable delay performance |
| GND | Ground reference | Common return for all inputs, outputs, and internal circuitry; critical for delay accuracy |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates quartz or analog RC dependencies-no aging, no calibration, full semiconductor reliability |
| Leading/trailing edge precision | Identical tPLH and tPHL ensure preserved duty cycle and symmetric waveform delay |
| Three independent buffered delays | Enables parallel timing adjustment of multiple signal paths without crosstalk or loading interaction |
| Industrial temperature range | Validated operation from -40°C to +85°C-suitable for embedded control and instrumentation |
Applications
| High-Speed Clock Distribution | Digital Signal Skew Compensation |
|---|---|
Use Scenario: Aligning clock edges across multiple ASIC/FPGA clock domains on a single PCB. IC Role / Device Role / Timing Role: Fixed 6 ns delay element inserted in clock tree branches to equalize path delays. Use Value: Reduces inter-domain skew to <1.5 ns over temperature, enabling synchronous multi-chip operation. | Use Scenario: Compensating trace-length mismatch between data and strobe lines in DDR memory interfaces. IC Role / Device Role / Timing Role: Delaying strobe signal by 6 ns to match data flight time from controller to DRAM. Use Value: Restores setup/hold timing margins without modifying PCB layout or adding complex PLLs. |
| Logic-Level Pulse Width Adjustment | TTL-Compatible Test Fixture Timing |
Use Scenario: Extending narrow enable pulses in microcontroller peripheral control to meet minimum latch hold time. IC Role / Device Role / Timing Role: Generating a 6 ns wider pulse via dual-input XOR-gate configuration with delayed and undelayed paths. Use Value: Achieves precise pulse extension using only passive logic-no FPGA or counter resources required. | Use Scenario: Introducing calibrated delays in automated test equipment (ATE) stimulus channels for timing margin validation. IC Role / Device Role / Timing Role: Providing traceable, repeatable 6 ns offsets in pattern generator output paths. Use Value: Enables nanosecond-level jitter and skew measurement without custom delay boards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-delay timing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-6+ | Same die, identical delay specs and pinout; differs only in tape-and-reel packaging (Z = SOIC, U = tape-and-reel variant) | No functional difference; Z version supplied in cut-tape or tube, U in T&R | Select DS1135U-6+T&R for automated SMT placement; DS1135Z-6+ for manual prototyping or low-volume assembly |
| DS1013-6+ | Legacy bipolar implementation; higher power (ICC ≈ 60 mA), slower edges (~4 ns), ±3 ns temp tolerance | Not suitable for low-power or tight-skew systems; limited to commercial temp (0°C to +70°C) | DS1135U-6+T&R offers superior stability, lower ICC, and extended temperature range-direct upgrade path |
Compared with DS1135Z-6+, DS1135U-6+T&R provides identical electrical performance in optimized tape-and-reel form for production; compared with DS1013-6+, it delivers 42% lower active current, 2× tighter delay tolerance, and full industrial temperature support-making it the preferred choice for modern embedded timing.
Availability
DS1135U-6+T&R is available at Aetrix Electronics and suitable for high-speed clock distribution, digital signal skew compensation, and TTL-compatible test fixture timing requiring stable component supply and guaranteed nanosecond-level delay accuracy.
Supply support for DS1135U-6+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated designs precision analog and mixed-signal ICs for industrial, communications, computing, and consumer applications.
The DS1135U-6+T&R belongs to Maxim's silicon delay line product line, engineered specifically for deterministic, low-drift timing alignment in digital systems where quartz-based or RC solutions lack repeatability or stability.
FAQ
What is the exact delay value and tolerance of DS1135U-6+T&R?
The DS1135U-6+T&R delivers a nominal 6 ns propagation delay (tPLH and tPHL) on each of its three outputs. Initial tolerance is ±1.0 ns at +25°C and 5.0 V. Over the full industrial temperature range (-40°C to +85°C) and supply voltage (4.75 V to 5.25 V), delay variation is guaranteed within ±1.5 ns. This is confirmed in Table 1 of the official Maxim datasheet.
Is DS1135U-6+T&R pin-compatible with DS1013 or DS1035?
Yes, DS1135U-6+T&R is a recommended replacement for DS1013 and DS1035 and shares the same 8-pin SOIC (150-mil) footprint and pin assignment: IN1–IN3, OUT1–OUT3, VCC, and GND. However, DS1135U-6+T&R uses all-silicon design versus bipolar in DS1013, resulting in lower power and improved thermal stability-no PCB changes are required for drop-in replacement.
Can DS1135U-6+T&R operate at 3.3 V?
No, DS1135U-6+T&R is specified exclusively for +5 V operation (4.75 V to 5.25 V). For 3 V systems, Maxim offers the DS1135L family. Attempting to power DS1135U-6+T&R at 3.3 V will result in undefined behavior, failure to meet delay specifications, or non-functional outputs per the Absolute Maximum Ratings and DC Electrical Characteristics sections.
What load can each output of DS1135U-6+T&R drive?
Each output of DS1135U-6+T&R is rated to drive up to 10 LS-TTL loads, equivalent to one 74F04 input gate per load. The device specifies 12 mA sink current and -1.0 mA source current under defined conditions. Driving heavier capacitive or current loads may degrade delay accuracy and edge fidelity, as verified in the AC Electrical Characteristics table.
Does DS1135U-6+T&R require external components for stable operation?
DS1135U-6+T&R requires only a 0.1 µF ceramic decoupling capacitor placed as close as possible to the VCC–GND pins. No external resistors, capacitors, or trimming components are needed-the delay is factory-trimmed and fully self-contained. This simplifies layout and eliminates drift sources associated with external RC networks.
DS1135U-6+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 6ns
- Tap Increment:
- -
- Available Total Delays:
- 6ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1135U-6+T&R FAQ
1.How can I place an order for DS1135U-6+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135U-6+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135U-6+T&R reliable?
The price and inventory of DS1135U-6+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135U-6+T&R is usually 5 days.
3.What payment methods are accepted for DS1135U-6+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135U-6+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135U-6+T&R?
DS1135U-6+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135U-6+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135U-6+T&R?
For technical support, including DS1135U-6+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135U-6+T&R requirements.
6.How does Aetrix verify that DS1135U-6+T&R is sourced from the original manufacturer or authorized distributors?
All DS1135U-6+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135U-6+T&R meets industry standards.
7.What is the process for return or replacement of DS1135U-6+T&R?
All DS1135U-6+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1135U-6+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135U-6+T&R part is unused and in its original packaging.
Return procedure for DS1135U-6+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135U-6+T&R Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

