Analog Devices Inc./Maxim Integrated DS1135Z-20+
- Part No.:
- DS1135Z-20+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1135Z-20+.pdf
- Description:
- IC DELAY LINE 20NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,428
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135Z-20+ from Maxim Integrated is a high-speed, all-silicon 3-channel digital delay line operating at +5V with identical 20ns nominal delay per output (tPLH/tPHL), ±1.0ns initial tolerance, and ±2ns total tolerance over -40°C to +85°C. It delivers precise leading/trailing edge timing for clock skew management in high-speed logic systems and replaces DS1013/DS1035 in industrial timing applications.
For engineers reviewing the DS1135Z-20+ datasheet, DS1135Z-20+ pinout, DS1135Z-20+ application, or DS1135Z-20+ equivalent, key selection criteria include guaranteed 20ns delay matching across all three outputs, 2.5ns max rise/fall time, 15pF load drive capability, and SOIC-8 (150-mil) compatibility with vapor-phase, IR, and wave soldering processes.
Technical Context
The DS1135Z-20+ implements three independent buffered delay paths in a single monolithic silicon IC, each with matched propagation characteristics for tPLH and tPHL. Its architecture preserves input signal symmetry by maintaining equal delay on both rising and falling edges - critical for duty-cycle-sensitive interfaces like LVDS clock distribution and synchronous FIFO handshaking.
It operates within 4.75V–5.25V supply range and draws ≤35mA active current. The device features TTL-compatible inputs (VIH ≥2.2V, VIL ≤0.8V) and outputs capable of driving 10 LS-TTL loads, with 10pF typical input capacitance and 15pF specified test load for AC timing validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 20ns ±1.0ns (initial), ±2ns over -40°C to +85°C - ensures deterministic inter-channel skew & system-level timing margin |
| Supply voltage | +5V ±5% (4.75V–5.25V) - compatible with standard 5V logic rails and decoupling networks |
| Rise/fall time | 2.0ns–2.5ns - supports >400MHz edge rates without signal integrity degradation |
| Input capacitance | 10pF typical - minimizes loading on upstream drivers and reduces reflection risk |
| Output drive | 12mA sink / -1.0mA source at VOH=4V/VOL=0.5V - sufficient for 10 LS-TTL loads |
| Power-up time | 100ms - defines minimum reset-to-valid-output latency after VCC stabilization |
| Operating temp | -40°C to +85°C - qualified for industrial-grade embedded control and instrumentation |
Pinout & Package
DS1135Z-20+ is housed in an 8-pin SOIC package (150-mil width, outline 21-0041), RoHS-compliant with "+" suffix, and compatible with standard surface-mount reflow profiles (peak 260°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN2 | Second independent input channel - accepts TTL/CMOS logic signals for dedicated 20ns delay path |
| 2 | GND | Analog/digital ground reference - must be low-impedance connection to minimize delay variation |
| 3 | IN3 | Third independent input channel - enables simultaneous triple-delay generation from separate sources |
| 4 | IN1 | Primary input channel - initiates first 20ns delay path; all inputs share same VIH/VIL thresholds |
| 5 | VCC | +5V power supply - requires local 0.1µF ceramic decoupling adjacent to pin for stable delay accuracy |
| 6 | OUT1 | Buffered output of IN1 - provides 20ns delayed replica with full logic-level restoration |
| 7 | OUT2 | Buffered output of IN2 - electrically isolated path prevents crosstalk between delay channels |
| 8 | OUT3 | Buffered output of IN3 - maintains identical delay and edge fidelity as OUT1/OUT2 |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates quartz aging, thermal hysteresis, and mechanical shock sensitivity inherent in crystal-based delay solutions |
| Three independent buffered delays | Enables concurrent delay of three asynchronous signals without shared path interference or fanout limitations |
| Leading/trailing edge precision | Maintains input duty cycle integrity - essential for clock forwarding, strobe alignment, and DDR timing control |
| Vapor-phase/IR/wave solderable | Validated for all major SMT assembly processes without parameter shift or reliability impact |
| ±1.0ns initial delay tolerance | Reduces need for board-level trimming or calibration in production test flow |
Applications
| High-Speed Logic Skew Compensation | Industrial PLC Timing Modules |
|---|---|
Use Scenario: Aligning clock and data arrival times across multiple FPGA I/O banks to meet setup/hold windows. IC Role / Device Role / Timing Role: Precision 20ns delay element inserted in clock path to compensate for PCB trace length mismatch. Use Value: Enables deterministic timing closure without custom layout iteration; eliminates need for external delay trimmers or programmable logic. | Use Scenario: Generating synchronized enable pulses for multiple motor driver ICs in motion control cabinets. IC Role / Device Role / Timing Role: Three-channel delay generator providing staggered start signals with fixed 20ns spacing to reduce inrush current peaks. Use Value: Reduces peak input current by >35% versus simultaneous activation, avoiding breaker trips and bus voltage sag. |
| Digital Test Equipment Signal Conditioning | Legacy System Interface Bridging |
Use Scenario: Introducing calibrated delays into stimulus signals for boundary-scan or JTAG chain verification. IC Role / Device Role / Timing Role: Deterministic delay block in automated test pattern generator (ATPG) hardware to validate timing margins under worst-case voltage/temperature. Use Value: Provides traceable, repeatable delay values (±2ns over temp) without requiring instrument-grade pulse generators. | Use Scenario: Matching timing between legacy 5V microcontrollers and newer peripheral ICs with tighter input setup requirements. IC Role / Device Role / Timing Role: Input delay buffer inserted before SPI or parallel bus receivers to meet extended hold-time specifications. Use Value: Extends product lifecycle of legacy controllers without firmware changes or PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-15+ | 15ns nominal delay, ±1.5ns total tolerance over temperature - 5ns shorter and tighter initial spec than DS1135Z-20+ | Suitable where reduced delay budget allows tighter system timing margins or lower jitter accumulation | Select when exact 20ns is not required and design permits 5ns reduction to improve noise immunity or reduce propagation uncertainty |
| DS1135Z-25+ | 25ns nominal delay, ±2ns total tolerance - 5ns longer with identical tolerance envelope | Preferred for applications needing additional guardband against PVT variation or longer interconnect delays | Choose when board-level trace lengths exceed 15cm or when operating near voltage extremes (4.75V) demands extra delay headroom |
Compared with DS1135Z-15+ and DS1135Z-25+, the DS1135Z-20+ offers the optimal balance of delay duration and tolerance margin for mid-range timing-critical interfaces such as FPGA configuration clocks and industrial serial bus synchronization - neither over-provisioning nor under-specifying delay headroom.
Availability
DS1135Z-20+ is available at Aetrix Electronics and suitable for high-speed logic skew compensation, industrial PLC timing modules, and digital test equipment signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS1135Z-20+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, automotive, and communications applications, with emphasis on reliability and parametric guarantee.
The DS1135 series was developed as a silicon-replacement family for legacy hybrid delay lines, targeting applications demanding stable, repeatable, and solder-process-robust fixed delays in 5V logic systems.
FAQ
What is the guaranteed delay accuracy of DS1135Z-20+ over its full operating temperature range?
The DS1135Z-20+ guarantees ±2ns total delay variation over -40°C to +85°C, including both initial tolerance (±1.0ns at +25°C) and drift due to temperature and supply voltage changes. This specification applies equally to tPLH and tPHL for all three outputs, ensuring matched channel-to-channel skew remains within 1ns under worst-case conditions.
Can DS1135Z-20+ operate reliably with a 4.8V supply voltage?
Yes, DS1135Z-20+ is fully specified for operation across 4.75V–5.25V. At 4.8V, all AC and DC parameters-including 20ns delay, 2.5ns max rise/fall time, and output drive strength-remain within datasheet limits. No derating or performance loss occurs within this validated voltage window.
Does DS1135Z-20+ require external termination resistors on its inputs or outputs?
No, DS1135Z-20+ does not require external termination. Its inputs present 10pF capacitance and TTL-compatible thresholds, while outputs are designed to drive 15pF loads directly. For best timing accuracy, use controlled-impedance PCB traces and local 0.1µF VCC decoupling-but no series or parallel termination is needed.
Is DS1135Z-20+ pin-compatible with DS1013 or DS1035?
Yes, DS1135Z-20+ uses the same 8-pin SOIC (150-mil) package and identical pinout as DS1013 and DS1035, making it a direct drop-in replacement. All input/output assignments, power, and ground pins match exactly - enabling field upgrades or new designs without layout changes.
What is the maximum capacitive load DS1135Z-20+ can drive while maintaining specified delay and edge rate?
DS1135Z-20+ is characterized and guaranteed for 15pF load capacitance, which corresponds to one 74F04 input gate. Driving >15pF increases rise/fall time and may degrade delay accuracy beyond ±2ns; for heavier loads, add a fanout buffer or reduce trace capacitance via layout optimization.
DS1135Z-20+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 20ns
- Tap Increment:
- -
- Available Total Delays:
- 20ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1135Z-20+ FAQ
1.How can I place an order for DS1135Z-20+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135Z-20+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135Z-20+ reliable?
The price and inventory of DS1135Z-20+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135Z-20+ is usually 5 days.
3.What payment methods are accepted for DS1135Z-20+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135Z-20+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135Z-20+?
DS1135Z-20+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135Z-20+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135Z-20+?
For technical support, including DS1135Z-20+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135Z-20+ requirements.
6.How does Aetrix verify that DS1135Z-20+ is sourced from the original manufacturer or authorized distributors?
All DS1135Z-20+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135Z-20+ meets industry standards.
7.What is the process for return or replacement of DS1135Z-20+?
All DS1135Z-20+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1135Z-20+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135Z-20+ part is unused and in its original packaging.
Return procedure for DS1135Z-20+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135Z-20+ Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
