My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1135Z-20+T&R
- Part No.:
- DS1135Z-20+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1135Z-20+T&R.pdf
- Description:
- IC DELAY LINE 20NS 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135Z-20+T&R from Maxim Integrated is a high-speed, +5V silicon delay line IC featuring three independent buffered logic delays of precisely 20 ns each, with ±1.0 ns initial tolerance and ±2 ns total tolerance over -40°C to +85°C. It preserves input signal symmetry via leading/trailing edge precision and drives up to 10 LS loads per output - used in clock skew management, pulse width adjustment, and timing alignment in digital test equipment.
For engineers reviewing the DS1135Z-20+T&R datasheet, DS1135Z-20+T&R pinout, DS1135Z-20+T&R application, or DS1135Z-20+T&R equivalent, key selection considerations include guaranteed 20 ns delay accuracy across temperature/voltage, SOIC-8 (150-mil) package compatibility, 5V-only operation, and direct replacement suitability for legacy DS1013/DS1035 designs.
Technical Context
The DS1135Z-20+T&R implements an all-silicon delay architecture with three identical, isolated delay paths - each delivering fixed 20 ns propagation (tPLH/tPHL) with matched rise/fall characteristics (tOR/tOF ≤ 2.5 ns). It operates exclusively at VCC = 4.75–5.25 V and requires no external components.
Its logic-level inputs (VIH ≥ 2.2 V, VIL ≤ 0.8 V) interface directly with TTL/LS-compatible sources, while outputs maintain rail-to-rail swing under 15 pF load. Power-up stabilization completes within 100 ms, and input capacitance is specified at 10 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 20 ns ±1.0 ns (initial), ±2 ns over -40°C to +85°C and 4.75–5.25 V - ensures deterministic timing alignment across industrial environments |
| Supply voltage | 4.75 V to 5.25 V - compatible with standard 5V logic rails without regulation overhead |
| Output drive strength | 12 mA sink / -1.0 mA source at VOH = 4 V, VOL = 0.5 V - supports direct connection to 10 LS-TTL loads |
| Rise/fall time | ≤2.5 ns (20%–80%) - preserves fast-edge integrity for sub-100 MHz digital timing |
| Input capacitance | 10 pF - minimizes loading on upstream drivers and reduces layout sensitivity |
| Power-up time | 100 ms - defines minimum system reset hold-off before stable delay output |
Pinout & Package
DS1135Z-20+T&R is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant (indicated by "+" suffix), and qualified for vapor phase, IR, and wave soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3 | Independent logic inputs | Accept TTL/LS-compatible signals; each controls one dedicated 20 ns delay path |
| OUT1, OUT2, OUT3 | Buffered delay outputs | Deliver edge-aligned, low-skew 20 ns delayed copies; each drives up to 10 LS loads |
| VCC | Positive supply | +5V power rail; must be decoupled locally due to fast switching current demands |
| GND | Ground reference | Common return for all inputs, outputs, and internal circuitry; critical for delay stability |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon delay architecture | Eliminates quartz or analog RC dependencies - enables full CMOS integration, zero aging, and robust ESD tolerance |
| Leading & trailing edge precision | Maintains input duty cycle symmetry - essential for clock doubling, pulse shaping, and jitter-sensitive sampling |
| Three independent buffered delays | Enables parallel timing control in single-package footprint - reduces board area vs. discrete delay solutions |
| Industrial temperature range support | Guaranteed 20 ns delay performance from -40°C to +85°C - suitable for embedded control and test instrumentation |
Applications
| Digital Test Equipment Timing Calibration | High-Speed Logic Skew Compensation |
|---|---|
Use Scenario: Aligning trigger and capture edges in automated test equipment (ATE) to calibrate measurement windows. IC Role / Device Role / Timing Role: Provides three synchronized, temperature-stable 20 ns delays to adjust probe timing offsets. Use Value: Enables sub-nanosecond edge alignment repeatability across thermal cycles without recalibration. | Use Scenario: Compensating for PCB trace length mismatches between parallel data lines in FPGA-to-ASIC interfaces. IC Role / Device Role / Timing Role: Introduces precise 20 ns delay on faster paths to equalize arrival times at synchronous receivers. Use Value: Restores setup/hold timing margins without redesigning layout or adding complex PLL-based deskew. |
| Pulse Width Adjustment in Industrial Control | Legacy System Timing Replacement |
Use Scenario: Extending narrow enable pulses from microcontrollers to meet minimum gate drive duration requirements in motor driver ICs. IC Role / Device Role / Timing Role: Acts as a fixed-width pulse stretcher using one IN/OUT pair with 20 ns delay and re-triggering logic. Use Value: Eliminates need for external monostables or FPGA logic - reduces BOM count and firmware dependency. | Use Scenario: Upgrading obsolete DS1013-20 or DS1035-20 designs requiring drop-in timing replacement. IC Role / Device Role / Timing Role: Direct functional and pin-compatible substitute with improved delay accuracy and temperature stability. Use Value: Enables seamless migration without PCB revision - same SOIC-8 footprint and 5V interface behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-20+ | Same die, identical 20 ns delay spec, but supplied in cut-tape (not tape-and-reel) | No difference in circuit function or timing; reel format required only for SMT automation | Select DS1135Z-20+T&R when high-volume pick-and-place assembly is used |
| DS1135Z-20+T | Same electrical specs and package; "T" suffix denotes tape-and-reel with different packaging quantity (e.g., 2.5k vs. 1k) | Identical performance; differs only in reel size and carrier tape configuration | Choose DS1135Z-20+T&R if ordering matches standard Maxim reel size (1k units/reel) |
Compared with DS1135Z-20+, DS1135Z-20+T&R offers identical timing and electrical behavior but is optimized for automated SMT placement via standardized 1k-unit tape-and-reel packaging - whereas DS1135Z-20+T may use alternate reel quantities affecting line changeover frequency.
Availability
DS1135Z-20+T&R is available at Aetrix Electronics and suitable for digital test equipment, industrial control systems, and FPGA interface timing applications requiring stable component supply, long-term obsolescence mitigation, and consistent 20 ns delay performance.
Supply support for DS1135Z-20+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, communications, and computing applications - emphasizing reliability, integration, and specification rigor.
The DS1135 series belongs to Maxim's high-speed timing portfolio, engineered specifically to replace aging discrete and hybrid delay solutions with fully integrated, temperature-stable silicon alternatives for deterministic digital timing.
FAQ
What is the exact delay value and tolerance of DS1135Z-20+T&R?
The DS1135Z-20+T&R delivers a nominal delay of 20 ns per output (IN1→OUT1, IN2→OUT2, IN3→OUT3), with ±1.0 ns initial tolerance at +25°C and VCC = 5.0 V. Over the full industrial range (-40°C to +85°C, 4.75–5.25 V), total delay variation is guaranteed within ±2 ns - verified per Table 1 in the official Maxim datasheet.
Is DS1135Z-20+T&R pin-compatible with DS1013 or DS1035?
Yes - DS1135Z-20+T&R is explicitly recommended by Maxim as a replacement for DS1013 and DS1035. It shares the same 8-pin SOIC (150-mil) footprint, identical pin assignment (IN1–IN3, OUT1–OUT3, VCC, GND), and 5V interface logic levels, enabling direct PCB-level substitution without layout changes.
Does DS1135Z-20+T&R support 3.3V operation?
No - DS1135Z-20+T&R is specified only for +5V operation (4.75–5.25 V). For 3V-compatible timing, Maxim offers the DS1135L family. Attempting to operate DS1135Z-20+T&R below 4.75 V risks undefined delay behavior, increased jitter, and potential failure to meet AC specifications.
What is the maximum capacitive load each output of DS1135Z-20+T&R can drive?
Each output of DS1135Z-20+T&R is characterized to drive up to 10 LS-TTL loads, equivalent to ~15 pF at 1.5 V switching threshold. Driving heavier loads (>20 pF) may degrade rise/fall times beyond 2.5 ns and increase delay uncertainty - external buffering is recommended for such cases.
Can DS1135Z-20+T&R generate variable delays?
No - DS1135Z-20+T&R provides fixed 20 ns delay per channel. It contains no programmable elements, voltage-controlled inputs, or external tuning capability. Delay value is laser-trimmed during manufacturing and immutable in-circuit - use DS1023 or DS1086 for adjustable or programmable delay functions.
DS1135Z-20+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 20ns
- Tap Increment:
- -
- Available Total Delays:
- 20ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1135Z-20+T&R FAQ
1.How can I place an order for DS1135Z-20+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135Z-20+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135Z-20+T&R reliable?
The price and inventory of DS1135Z-20+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135Z-20+T&R is usually 5 days.
3.What payment methods are accepted for DS1135Z-20+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135Z-20+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135Z-20+T&R?
DS1135Z-20+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135Z-20+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135Z-20+T&R?
For technical support, including DS1135Z-20+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135Z-20+T&R requirements.
6.How does Aetrix verify that DS1135Z-20+T&R is sourced from the original manufacturer or authorized distributors?
All DS1135Z-20+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135Z-20+T&R meets industry standards.
7.What is the process for return or replacement of DS1135Z-20+T&R?
All DS1135Z-20+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1135Z-20+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135Z-20+T&R part is unused and in its original packaging.
Return procedure for DS1135Z-20+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135Z-20+T&R Tags
-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-1#TRPBF
Analog Devices Inc.
-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.
-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRPBF
Analog Devices Inc.
-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.
-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.
-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.
-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
