Analog Devices Inc./Maxim Integrated DS1135Z-25+T&R
- Part No.:
- DS1135Z-25+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1135Z-25+T&R.pdf
- Description:
- IC DELAY LINE 25NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,693
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135Z-25+T&R from Maxim Integrated is a +5V, 3-channel all-silicon delay line with precise 25 ns per-output propagation delay (tPLH/tPHL), ±1.5 ns initial tolerance, and leading/trailing edge symmetry preservation. It operates across -40°C to +85°C, drives up to 10 LS loads per output, and is housed in an 8-pin SOIC (150-mil) package for high-speed timing alignment in digital test and instrumentation systems.
For engineers reviewing the DS1135Z-25+T&R datasheet, DS1135Z-25+T&R pinout, DS1135Z-25+T&R application, or DS1135Z-25+T&R equivalent, key selection criteria include guaranteed 25 ns delay accuracy over temperature/voltage, 2.5 ns max output rise/fall time, 5V supply compatibility, and direct replacement suitability for legacy DS1013/DS1035 designs requiring improved edge fidelity and silicon reliability.
Technical Context
The DS1135Z-25+T&R implements three independent buffered delay paths within a single monolithic silicon IC, each delivering identical 25 ns nominal delay with matched tPLH and tPHL characteristics. Its logic-level input/output architecture preserves input signal symmetry and supports TTL/CMOS-compatible thresholds (VIH ≥ 2.2 V, VIL ≤ 0.8 V).
It features internal buffering optimized for driving 10 LS loads per output under 4.75–5.25 V supply conditions, with 100 ms power-up stabilization time and 10 pF typical input capacitance. No external components or configuration are required-delay value is fixed at manufacture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per output | 25 ns (tPLH/tPHL), matched across all three channels for synchronized timing alignment |
| Initial delay tolerance | ±1.5 ns at +25°C, VCC = 5.0 V - enables deterministic setup/hold margining |
| Delay stability over temp/volt | ±2 ns from -40°C to +85°C and 4.75–5.25 V - ensures consistent timing in industrial environments |
| Output drive strength | 12 mA sink / -1 mA source at VOL = 0.5 V / VOH = 4 V - sufficient for 10 LS-TTL loads |
| Rise/fall time | 2.0–2.5 ns - maintains fast edge integrity for high-frequency pulse applications |
| Supply voltage | +5 V ±5% (4.75–5.25 V) - compatible with standard logic rails and decoupling practices |
| Input capacitance | 10 pF typical - minimizes loading on upstream drivers and preserves signal integrity |
Pinout & Package
DS1135Z-25+T&R is packaged in an 8-pin SOIC (150-mil) with gull-wing leads, RoHS-compliant (indicated by "+" suffix), and qualified for vapor phase, IR, and wave soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN2 | Second independent logic-level input channel; accepts TTL/CMOS-compatible signals |
| 2 | GND | Digital ground reference for all internal circuitry and output drivers |
| 3 | IN3 | Third independent logic-level input channel; electrically isolated from IN1/IN2 |
| 4 | IN1 | First independent logic-level input channel; primary timing reference input |
| 5 | VCC | +5 V supply pin; requires local 0.1 µF ceramic decoupling to GND |
| 6 | OUT1 | Buffered 25 ns delayed output corresponding to IN1; drives LS-TTL loads directly |
| 7 | OUT2 | Buffered 25 ns delayed output corresponding to IN2; matched delay and edge performance to OUT1 |
| 8 | OUT3 | Buffered 25 ns delayed output corresponding to IN3; fully independent path with identical specs |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates aging, drift, and mechanical failure modes associated with analog delay lines or SAW devices |
| Precise leading & trailing edge delay | Guarantees symmetrical tPLH and tPHL matching - critical for duty-cycle-sensitive clock distribution |
| Three independent buffered delays | Enables parallel timing alignment of multiple signal paths without cross-talk or shared loading effects |
| Industrial temperature range support | Validated operation from -40°C to +85°C - suitable for embedded control and test equipment |
| Tape-and-reel packaging | Supplied in EIA-481-compliant tape (T&R) for automated SMT placement and traceable lot handling |
Applications
| Automated Test Equipment (ATE) | Digital Logic Timing Calibration |
|---|---|
Use Scenario: Aligning stimulus and response capture windows in boundary-scan or functional test systems. IC Role / Device Role / Timing Role: Provides deterministic 25 ns skew correction between parallel data and strobe lines. Use Value: Enables sub-nanosecond timing correlation across multi-channel DUT interfaces without FPGA-based delay tuning. | Use Scenario: Compensating for PCB trace length mismatches in high-speed digital interconnects. IC Role / Device Role / Timing Role: Introduces calibrated, repeatable delay to match propagation delays across clock/data paths. Use Value: Achieves stable setup/hold margins in 50–100 MHz synchronous buses using fixed, non-volatile delay values. |
| High-Speed Pulse Generation | Legacy System Replacement |
Use Scenario: Generating precisely spaced trigger pulses for laser diode drivers or ADC sampling clocks. IC Role / Device Role / Timing Role: Converts a single input edge into three temporally offset outputs with identical delay profiles. Use Value: Delivers jitter-free, edge-aligned multi-pulse sequences without external PLLs or programmable logic. | Use Scenario: Upgrading obsolete DS1013 or DS1035 delay lines in field-deployed instrumentation. IC Role / Device Role / Timing Role: Drop-in replacement offering improved delay accuracy, edge symmetry, and silicon reliability. Use Value: Extends product lifecycle without PCB redesign or firmware changes while improving timing repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-channel fixed-delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-20+T&R | 20 ns fixed delay per output; ±1.5 ns initial tolerance; otherwise identical AC/DC specs and pinout | Suitable where shorter delay is acceptable for tighter timing budgets or reduced propagation latency | Select when system-level timing analysis confirms 5 ns reduction improves margin without violating setup constraints |
| DS1135Z-30+T&R | 30 ns fixed delay per output; ±1.5 ns initial tolerance; same package, drive strength, and temperature range | Used where longer delay is needed to resolve race conditions or accommodate slower logic families | Choose when board-level simulation shows 5 ns additional delay stabilizes metastability in asynchronous handshaking |
Compared with DS1135Z-20+T&R and DS1135Z-30+T&R, the DS1135Z-25+T&R provides the median delay value in the family - balancing timing headroom and propagation latency for general-purpose digital synchronization where 25 ns represents a common calibration point in ATE and logic analyzers.
Availability
DS1135Z-25+T&R is available at Aetrix Electronics and suitable for automated test equipment, digital logic timing calibration, and high-speed pulse generation requiring stable component supply, full RoHS compliance, and long-term industrial temperature support.
Supply support for DS1135Z-25+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, communications, and computing applications.
The DS1135 series belongs to Maxim's high-speed silicon delay line product line, engineered to replace aging discrete or hybrid delay solutions with monolithic, temperature-stable, and edge-accurate timing elements for digital test and instrumentation.
FAQ
What is the guaranteed delay accuracy of DS1135Z-25+T&R over its full operating temperature range?
The DS1135Z-25+T&R guarantees ±2 ns delay variation (tPLH/tPHL) across -40°C to +85°C and 4.75–5.25 V supply, as specified in Table 1 of the datasheet. This includes both initial tolerance and temperature/voltage drift, ensuring predictable timing behavior in industrial environments without recalibration.
Is DS1135Z-25+T&R pin-compatible with the older DS1013 or DS1035 devices?
Yes - DS1135Z-25+T&R uses the same 8-pin SOIC (150-mil) footprint and identical pin assignment (IN1–IN3, OUT1–OUT3, VCC, GND) as DS1013 and DS1035. The DS1135Z-25+T&R is explicitly recommended as a replacement, requiring no PCB layout changes while delivering improved delay accuracy and edge symmetry.
Does DS1135Z-25+T&R require external configuration or programming to set its 25 ns delay?
No - DS1135Z-25+T&R is a fixed-delay device with the 25 ns value laser-trimmed during manufacturing. It requires no external resistors, capacitors, or digital configuration. Power applied to VCC and GND enables immediate operation with stable delays after 100 ms power-up time.
Can DS1135Z-25+T&R drive standard TTL loads directly?
Yes - each output of DS1135Z-25+T&R is rated to drive up to 10 LS-TTL loads (12 mA sink, -1 mA source), meeting standard TTL interface requirements. No external buffer stages are needed when interfacing with 74LS-series logic or similar fan-out targets.
What is the maximum input frequency supported by DS1135Z-25+T&R?
DS1135Z-25+T&R supports input pulse periods down to 2× the tap delay (i.e., minimum 50 ns period, or 20 MHz fundamental), per AC Electrical Characteristics. Input pulse width must be ≥100% of the 25 ns delay (≥25 ns), and rise/fall times must be ≤3.0 ns (20%–80%) to maintain specified delay accuracy.
DS1135Z-25+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 25ns
- Tap Increment:
- -
- Available Total Delays:
- 25ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1135Z-25+T&R FAQ
1.How can I place an order for DS1135Z-25+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135Z-25+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135Z-25+T&R reliable?
The price and inventory of DS1135Z-25+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135Z-25+T&R is usually 5 days.
3.What payment methods are accepted for DS1135Z-25+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135Z-25+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135Z-25+T&R?
DS1135Z-25+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135Z-25+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135Z-25+T&R?
For technical support, including DS1135Z-25+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135Z-25+T&R requirements.
6.How does Aetrix verify that DS1135Z-25+T&R is sourced from the original manufacturer or authorized distributors?
All DS1135Z-25+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135Z-25+T&R meets industry standards.
7.What is the process for return or replacement of DS1135Z-25+T&R?
All DS1135Z-25+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1135Z-25+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135Z-25+T&R part is unused and in its original packaging.
Return procedure for DS1135Z-25+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135Z-25+T&R Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
