Analog Devices Inc./Maxim Integrated DS1135Z-6+
- Part No.:
- DS1135Z-6+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Delay Lines
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1135Z-6+.pdf
- Description:
- IC DELAY LINE 6NS 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:117
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1135Z-6+ from Maxim Integrated is a high-speed, all-silicon 3-channel digital delay line operating at +5V with identical 6 ns propagation delays (tPLH/tPHL) on all three outputs, ±1.0 ns initial tolerance, and precise leading/trailing edge matching for signal integrity in timing-critical logic paths. It replaces DS1013/DS1035 in clock distribution and pulse shaping applications.
For engineers reviewing the DS1135Z-6+ datasheet, DS1135Z-6+ pinout, DS1135Z-6+ application, or DS1135Z-6+ equivalent, this page delivers verified timing specs, SOIC-8 package details, industrial temperature support (–40°C to +85°C), and direct alternatives for logic delay line selection in FPGA interface, test equipment, and digital synchronization systems.
Technical Context
The DS1135Z-6+ implements three independent buffered delay paths within a single silicon die, each delivering matched 6 ns fixed delay with sub-nanosecond edge accuracy. Its architecture preserves input signal symmetry by maintaining equal tPLH and tPHL values across all channels under 4.75–5.25 V supply and full industrial temperature range.
Each output drives up to 10 LS-TTL loads with 2.0–2.5 ns rise/fall times and operates with 100% tap delay input pulse width compliance. Power-up stabilization completes within 100 ms, and input capacitance is specified at 10 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Delay per Output | 6 ns (tPLH/tPHL), identical across OUT1–OUT3 for deterministic multi-path timing alignment |
| Initial Delay Tolerance | ±1.0 ns at +25°C, 5.0 V - enables tight setup/hold margin control without calibration |
| Temp/Voltage Tolerance | ±1.5 ns over –40°C to +85°C and 4.75–5.25 V - ensures stable delay in unregulated industrial environments |
| Rise/Fall Time | 2.0–2.5 ns - supports clean transitions into 74F04-equivalent loads without overshoot |
| Supply Voltage | +5 V ±5% (4.75–5.25 V) - compatible with standard TTL/CMOS logic rails |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded and instrumentation use |
| Input Capacitance | 10 pF - minimizes loading on upstream drivers and preserves signal integrity |
Pinout & Package
DS1135Z-6+ is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant (indicated by "+" suffix), and compatible with vapor phase, IR, and wave soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN2) | Input Channel 2 | Accepts TTL/CMOS logic-level signal; 10 pF input capacitance limits high-frequency loading |
| 2 (GND) | Ground Reference | Common return path for all inputs, outputs, and supply; critical for delay stability and noise immunity |
| 3 (IN3) | Input Channel 3 | Independent delay input; matches IN1/IN2 electrical characteristics and timing behavior |
| 4 (IN1) | Input Channel 1 | Primary logic input; triggers 6 ns delayed copy on OUT1 with edge-preserving fidelity |
| 5 (VCC) | +5 V Supply | Power rail for internal buffers; requires local 0.1 µF decoupling to maintain delay accuracy |
| 6 (OUT1) | Output Channel 1 | 6 ns delayed replica of IN1; drives up to 10 LS-TTL loads with 2.5 ns max transition time |
| 7 (OUT2) | Output Channel 2 | 6 ns delayed replica of IN2; electrically isolated from OUT1/OUT3 to prevent crosstalk-induced jitter |
| 8 (OUT3) | Output Channel 3 | 6 ns delayed replica of IN3; maintains identical tPLH/tPHL matching for multi-signal skew control |
Key Features
| Feature | Design Value |
|---|---|
| All-silicon construction | Eliminates quartz aging, thermal drift, and mechanical shock sensitivity inherent in crystal-based delay solutions |
| Three independent buffered delays | Enables concurrent delay of separate control signals (e.g., clock, enable, reset) without inter-channel coupling |
| Precise leading/trailing edge matching | Maintains input waveform symmetry - critical for duty cycle–sensitive circuits like PLL reference paths |
| Industrial temperature operation | Validated performance from –40°C to +85°C supports deployment in factory automation and outdoor electronics |
| LS-TTL load drive capability | Each output sources/sinks ≥12 mA low-level current, enabling direct interfacing with legacy logic families |
Applications
| Digital Test Equipment | FPGA I/O Timing Alignment |
|---|---|
Use Scenario: Generating precisely offset trigger pulses for multi-channel oscilloscopes and logic analyzers. IC Role / Device Role / Timing Role: DS1135Z-6+ provides three synchronized 6 ns delays to align sampling windows across acquisition channels. Use Value: Eliminates manual cable-length matching; reduces channel-to-channel skew to ≤1.5 ns over temperature. | Use Scenario: Compensating for PCB trace skew between FPGA configuration signals (e.g., CCLK, INIT_B, PROGRAM_B). IC Role / Device Role / Timing Role: DS1135Z-6+ inserts identical 6 ns delay on each signal to realign arrival times at the FPGA pins. Use Value: Enables reliable configuration startup without requiring FPGA-level timing constraints or board-level length tuning. |
| Industrial PLC Input Conditioning | Digital Communication Pulse Shaping |
Use Scenario: Debouncing and synchronizing noisy discrete sensor inputs (e.g., limit switches, photoelectric sensors) before PLC scan processing. IC Role / Device Role / Timing Role: DS1135Z-6+ applies consistent 6 ns delay to filter sub-microsecond glitches while preserving valid edge transitions. Use Value: Reduces false triggering in harsh EMI environments without adding microcontroller latency or software overhead. | Use Scenario: Sharpening and delaying serial data strobes in RS-422/RS-485 transceiver handshaking circuits. IC Role / Device Role / Timing Role: DS1135Z-6+ delays the transmit enable signal relative to data edges to meet driver turn-on timing requirements. Use Value: Guarantees clean bus arbitration with zero bus contention, even under voltage and temperature variation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital delay line applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1135Z-8+ | 8 ns nominal delay (vs. 6 ns); same tolerance, package, and drive strength | Suitable where longer fixed delay is required for setup/hold extension or longer trace compensation | Select DS1135Z-8+ only if system timing budget requires >6 ns deterministic delay |
| MC100EP195DG | ECL-compatible 5.0 V supply; differential PECL outputs; 2.4 ns typical delay; higher speed but requires level translation | Used in RF and high-speed serial link timing; not drop-in due to voltage and interface mismatch | Choose MC100EP195DG only for ECL/PECL systems needing sub-3 ns precision; not a functional replacement for DS1135Z-6+ |
Compared with DS1135Z-8+, DS1135Z-6+ offers tighter delay alignment for minimal-skew applications; compared with MC100EP195DG, it provides TTL/CMOS compatibility and simpler integration at the cost of absolute speed, making DS1135Z-6+ optimal for industrial digital logic timing where robustness and ease of use outweigh ultra-high frequency needs.
Availability
DS1135Z-6+ is available at Aetrix Electronics and suitable for digital test equipment, industrial PLCs, FPGA configuration interfaces, and communication transceiver timing applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS1135Z-6+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for industrial, automotive, and communications applications, with emphasis on reliability and specification rigor.
The DS1135 series belongs to Maxim's high-speed logic timing product line, engineered specifically to replace aging discrete and hybrid delay solutions with monolithic, temperature-stable silicon alternatives for deterministic digital signal alignment.
FAQ
What is the guaranteed delay accuracy of DS1135Z-6+ over its full operating temperature range?
The DS1135Z-6+ guarantees ±1.5 ns delay variation (tPLH/tPHL) over –40°C to +85°C and 4.75–5.25 V supply, measured against the nominal 6 ns value. This specification is validated per Table 1 and confirmed in the AC Electrical Characteristics section of the official datasheet. DS1135Z-6+ achieves this stability through all-silicon design and on-die trimming, eliminating quartz-based drift mechanisms. No external calibration is required to meet this spec.
Can DS1135Z-6+ be used with 3.3 V logic systems?
No - DS1135Z-6+ is specified exclusively for +5 V operation (4.75–5.25 V). For 3 V systems, Maxim recommends the DS1135L family, which shares the same 3-channel buffered delay architecture but is optimized for 2.7–3.6 V supply. Interfacing DS1135Z-6+ directly with 3.3 V logic risks violating VIH/VIL thresholds and may cause unreliable switching or increased ICC. DS1135Z-6+ must be powered from a dedicated 5 V rail.
Does DS1135Z-6+ support differential or complementary outputs?
No - DS1135Z-6+ provides three single-ended CMOS/TTL-compatible outputs (OUT1–OUT3). It does not generate differential pairs or complementary signals. Each output replicates its corresponding input with fixed 6 ns delay and standard logic voltage levels (VOH ≥ 4.0 V, VOL ≤ 0.5 V at specified loads). For differential delay applications, consider purpose-built devices such as the MC100EP195DG, but note DS1135Z-6+ is not pin- or functionally compatible with such parts.
How many LS-TTL loads can each output of DS1135Z-6+ drive reliably?
Each output of DS1135Z-6+ is rated to drive up to 10 LS-TTL loads, as stated in the Description section and confirmed by the DC Electrical Characteristics table (IOL = 12 mA min at VOL = 0.5 V). This drive strength ensures clean signal integrity across typical backplane or ribbon-cable fanouts without external buffering. Exceeding 10 LS loads may degrade rise/fall times and delay accuracy. DS1135Z-6+'s output stage is designed for this exact loading condition.
Is DS1135Z-6+ pin-compatible with the older DS1013 or DS1035?
Yes - DS1135Z-6+ is explicitly recommended as a replacement for DS1013 and DS1035, and shares the same 8-pin SOIC (150-mil) footprint and pin assignment (IN1–IN3, OUT1–OUT3, VCC, GND). The DS1135Z-6+ improves upon those predecessors with higher speed, tighter delay tolerance (±1.0 ns vs. ±2.5 ns), and enhanced temperature stability. No PCB layout changes are required when upgrading from DS1013/DS1035 to DS1135Z-6+.
DS1135Z-6+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Taps/Steps:
- -
- Function:
- Multiple, NonProgrammable
- Delay to 1st Tap:
- 6ns
- Tap Increment:
- -
- Available Total Delays:
- 6ns
- Number of Independent Delays:
- 3
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1135Z-6+ FAQ
1.How can I place an order for DS1135Z-6+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1135Z-6+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1135Z-6+ reliable?
The price and inventory of DS1135Z-6+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1135Z-6+ is usually 5 days.
3.What payment methods are accepted for DS1135Z-6+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1135Z-6+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1135Z-6+?
DS1135Z-6+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1135Z-6+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1135Z-6+?
For technical support, including DS1135Z-6+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1135Z-6+ requirements.
6.How does Aetrix verify that DS1135Z-6+ is sourced from the original manufacturer or authorized distributors?
All DS1135Z-6+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1135Z-6+ meets industry standards.
7.What is the process for return or replacement of DS1135Z-6+?
All DS1135Z-6+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1135Z-6+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1135Z-6+ part is unused and in its original packaging.
Return procedure for DS1135Z-6+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1135Z-6+ Tags

-
LTC6994CS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994CDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-1#TRPBF
Analog Devices Inc.

-
LTC6994IDCB-1#TRMPBF
Analog Devices Inc.

-
LTC6994IS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRPBF
Analog Devices Inc.

-
LTC6994HS6-1#TRMPBF
Analog Devices Inc.

-
LTC6994HS6-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-2#TRMPBF
Analog Devices Inc.

-
LTC6994HDCB-1#TRMPBF
Analog Devices Inc.

-
DS1124U-25+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
