Analog Devices Inc./Maxim Integrated DS1231-50N
- Part No.:
- DS1231-50N
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1231-50N.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231-50N from Maxim Integrated is a power monitor IC that detects impending power failure by monitoring both high-voltage input (IN) and +5V supply (VCC), provides dual reset outputs (RST active-high, RST active-low open-drain), and generates non-maskable interrupt (NMI) with mode-selectable input characteristics. It supports 5% VCC threshold detection (TOL = GND → 4.50–4.74 V trip), operates from 0°C to 70°C, and requires no external capacitors.
For engineers reviewing the DS1231-50N datasheet, DS1231-50N pinout, DS1231-50N application, or DS1231-50N equivalent, this device delivers precise early-warning power loss detection, automatic processor restart after recovery, and flexible high-voltage sensing via opto-isolator or resistor-divider interfaces - critical for industrial control, embedded systems with nonvolatile memory, and power-critical microprocessor platforms.
Technical Context
The DS1231-50N integrates two independent comparators: one monitors VCC against a temperature-compensated reference to assert RST/RST at selectable 5% or 10% thresholds, and another monitors the IN pin with hysteresis (±60 mV) and mode-selectable input behavior (high-impedance when MODE = VCC; 30 µA current source when MODE = GND). Its digital sampler and delay logic ensure deterministic timing between NMI assertion and final reset.
It features dual reset outputs with distinct electrical roles: RST is active-high push-pull (VOL ≤ 0.4 V @ –500 µA, VOH ≥ VCC–0.5 V), while RST is active-low open-drain (requires external pull-up), enabling direct interface to diverse microprocessor reset inputs. Power-up reset pulse width is guaranteed ≥150 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.50–4.74 V (5% tolerance, TOL = GND); enables reliable reset before brownout-induced corruption |
| IN Trip Voltage (MODE = VCC) | 2.3 V (VTP−); supports high-impedance AC/DC sense point interfacing via resistor divider |
| IN Trip Voltage (MODE = GND) | 2.5 V (VTP+); enables opto-isolator coupling with 30 µA sourcing capability |
| RST Output Type | Active-high push-pull; drives standard TTL/CMOS reset inputs without external components |
| RST Output Type | Active-low open-drain; allows wired-OR configuration and level translation |
| Power-Up Reset Pulse Width | ≥150 ms; ensures stable power supply settling before processor release |
| Operating Temperature Range | 0°C to +70°C; suitable for commercial-grade embedded systems and industrial controllers |
Pinout & Package
DS1231-50N is supplied in an 8-pin DIP package (300 mil width), with pins arranged linearly and compatible with through-hole PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Mode-selectable: high-Z (MODE=VCC) or 30 µA current source (MODE=GND); triggers NMI on threshold breach |
| 2 (MODE) | Input configuration selector | Connect to VCC for high-impedance sensing; connect to GND for opto-isolator-compatible current-source mode |
| 3 (TOL) | VCC threshold select | Ground for 5% VCC trip (4.50–4.74 V); connect to VCC for 10% trip (4.25–4.49 V) |
| 4 (GND) | Ground reference | Analog and digital ground common return; required for comparator reference stability |
| 5 (RST) | Active-high reset output | Push-pull CMOS output; asserts high during power-up/down to halt processor execution |
| 6 (RST) | Active-low reset output | Open-drain output; requires external pull-up; used for legacy or multi-source reset bus designs |
| 7 (NMI) | Non-maskable interrupt | Asserts low on input or VCC fault; signals earliest warning for orderly shutdown sequence |
| 8 (VCC) | +5V supply input | Operates from 4.5–5.5 V; powers internal reference, comparators, and output drivers |
Key Features
| Feature | Design Value |
|---|---|
| Dual reset outputs with complementary logic types | RST (push-pull, active-high) and RST (open-drain, active-low) enable interoperability with diverse processor reset architectures |
| Configurable VCC monitoring threshold | Selectable 5% or 10% trip point via TOL pin eliminates need for external resistive dividers on VCC rail |
| Mode-selectable high-voltage input interface | Supports either resistor-divider (MODE=VCC) or opto-isolator (MODE=GND) sensing - critical for safety-isolated AC monitoring |
| Temperature-compensated precision reference | Ensures stable trip points across 0°C–70°C; avoids false resets due to thermal drift in industrial environments |
| No external timing capacitors required | Internal digital delay and sampling eliminate capacitor aging, tolerance, and layout sensitivity - improves long-term reliability |
Applications
| Industrial PLC Power Supervision | Embedded Data Logger with EEPROM |
|---|---|
Use Scenario: Monitoring AC mains-derived DC rails in programmable logic controllers to detect grid sags or interruptions before regulation collapse. IC Role / Device Role / Timing Role: DS1231-50N acts as primary power-fail detector, asserting NMI first (early warning), then RST/RST (final halt) based on hold-up time margin. Use Value: Provides ≥200 µs NMI-to-RST delay (tIPU = 200 µs), enabling full EEPROM write completion before reset - prevents data corruption during brownouts. | Use Scenario: Protecting flash memory writes in battery-backed environmental sensors deployed in remote locations. IC Role / Device Role / Timing Role: DS1231-50N monitors both VCC and upstream unregulated DC; triggers NMI to initiate save-to-nonvolatile routine prior to VCC dropout. Use Value: Dual-threshold VCC detection (5% trip) ensures reset occurs only when VCC falls below 4.50 V - avoiding spurious resets during transient load dips. |
| Medical Diagnostic Equipment | Point-of-Sale Terminal with Secure Storage |
Use Scenario: Safeguarding patient data integrity during unexpected AC loss in imaging subsystems with volatile buffers. IC Role / Device Role / Timing Role: DS1231-50N interfaces via opto-isolator (MODE = GND) to isolated AC sense point, decoupling high-voltage monitoring from logic ground. Use Value: 30 µA IN sourcing (MODE = GND) enables direct opto-LED drive without bias resistors - reduces BOM count and improves isolation reliability. | Use Scenario: Preventing financial transaction data loss during brief power interruptions in retail terminals using FRAM or secure EEPROM. IC Role / Device Role / Timing Role: DS1231-50N replaces discrete reset ICs and RC networks, delivering deterministic 150 ms power-up reset and accurate VCC supervision. Use Value: Guaranteed tRPU (150–1000 ms) ensures microcontroller remains held until power stabilizes - eliminating boot failures after generator switchover. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690CPA+ | Single active-low reset output; no NMI or dual-reset functionality; 5% VCC threshold only; no MODE-configurable IN pin | Lacks early-warning interrupt and high-voltage sensing flexibility; suitable only for basic reset generation | Select when only simple VCC monitoring and single reset are needed; not interchangeable for NMI-driven shutdown sequences |
| TPS3823-50DBVR | Single reset output (active-low); fixed 5% VCC threshold; no IN pin or NMI; includes manual reset input | No high-voltage sensing or dual-reset capability; designed for low-power portable systems, not industrial AC monitoring | Choose for cost-sensitive, space-constrained designs where only VCC supervision is required and opto-isolation is unnecessary |
Compared with MAX690CPA+ and TPS3823-50DBVR, DS1231-50N uniquely combines NMI-based early warning, dual-reset signaling, and MODE-selectable high-voltage input - making it irreplaceable in applications requiring coordinated shutdown of nonvolatile memory operations under AC line disturbance.
Availability
DS1231-50N is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostic equipment, embedded data loggers, and point-of-sale terminals requiring stable component supply and long-term lifecycle support.
Supply support for DS1231-50N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DS1231-50N belongs to Maxim's power supervision product line, engineered specifically for robust, early-detection power failure response in microprocessor-based systems with nonvolatile memory - emphasizing fail-safe shutdown and clean restart.
FAQ
What is the function of the MODE pin on the DS1231-50N?
The MODE pin on the DS1231-50N selects the electrical behavior of the IN pin: when tied to VCC, IN becomes a high-impedance input (VTP− = 2.3 V) for resistor-divider sensing; when grounded, IN sources 30 µA (VTP+ = 2.5 V) to directly drive opto-isolator LEDs. This dual-mode capability makes DS1231-50N adaptable to both isolated and non-isolated power monitoring topologies without external components.
How does the DS1231-50N determine its VCC reset threshold?
The DS1231-50N sets its VCC reset threshold via the TOL pin: connecting TOL to GND selects a 5% threshold (4.50–4.74 V), while connecting TOL to VCC selects a 10% threshold (4.25–4.49 V). This selection directly configures the internal comparator reference, eliminating the need for external resistor networks and ensuring repeatable, temperature-stable trip points across the operating range of DS1231-50N.
Why does the DS1231-50N provide both RST and RST outputs?
The DS1231-50N provides RST (active-high push-pull) and RST (active-low open-drain) to support heterogeneous microprocessor reset requirements: RST interfaces directly with processors expecting active-high reset (e.g., many 8051 derivatives), while RST enables wired-OR reset buses or level-shifted interfaces via external pull-up. This dual-output architecture ensures DS1231-50N compatibility across legacy and modern designs without redesigning reset circuitry.
Does the DS1231-50N require external capacitors for operation?
No, the DS1231-50N requires no external capacitors for core functionality. Its internal temperature-compensated reference, digital delay logic, and comparator hysteresis eliminate reliance on external timing or filtering components. This simplifies layout, improves long-term reliability, and removes capacitor-related failure modes - a key design advantage of DS1231-50N over RC-based reset solutions.
What is the purpose of the NMI output on the DS1231-50N?
The NMI output on the DS1231-50N delivers an early, non-maskable interrupt signal upon detection of input voltage (IN) or VCC deviation, providing maximum time for firmware-initiated actions - such as saving volatile data to nonvolatile memory - before final reset assertion. Unlike RST/RST, NMI is asserted first (tIPU = 200 µs), making DS1231-50N uniquely suited for systems where data integrity depends on pre-reset software intervention.
DS1231-50N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1231-50N FAQ
1.How can I place an order for DS1231-50N through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231-50N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231-50N reliable?
The price and inventory of DS1231-50N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231-50N is usually 5 days.
3.What payment methods are accepted for DS1231-50N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231-50N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231-50N?
DS1231-50N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231-50N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231-50N?
For technical support, including DS1231-50N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231-50N requirements.
6.How does Aetrix verify that DS1231-50N is sourced from the original manufacturer or authorized distributors?
All DS1231-50N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231-50N meets industry standards.
7.What is the process for return or replacement of DS1231-50N?
All DS1231-50N units undergo pre-shipment inspection (PSI). If there is an issue with DS1231-50N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231-50N part is unused and in its original packaging.
Return procedure for DS1231-50N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231-50N Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

